Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

update Vitis getting started tutorial #97

Merged
merged 21 commits into from
Sep 1, 2021
Merged

update Vitis getting started tutorial #97

merged 21 commits into from
Sep 1, 2021

Conversation

randyh62
Copy link
Contributor

correct platforms,
update profile commands in xrt.ini
also corrected spelling of Cholesky

 xilinx_u200_gen3x16_xdma_1_202110_1
 xilinx_u200_gen3x16_xdma_1_202110_1
 xilinx_u200_gen3x16_xdma_1_202110_1
 xilinx_u200_gen3x16_xdma_1_202110_1
xilinx_zcu102_base_202110_1
xilinx_zcu102_base_202110_1
to opencl_summary.csv
to opencl_summary
to opencl_summary
to opencl_summary
to opencl_summary
to opencl_summary
to opencl_summary
@Premduth
Copy link

@randyh62 will you do another PR for 2021.1 branch as well? It is best to do both together to ensure they dont go out of sync..

@imrickysu imrickysu merged commit d54c119 into Xilinx:master Sep 1, 2021
vmayoral pushed a commit to vmayoral/Vitis-Tutorials that referenced this pull request Jan 20, 2022
Updated Makefiles for SPRITE
imrickysu pushed a commit that referenced this pull request Nov 3, 2022
correct platforms,
update profile commands in xrt.ini
also corrected spelling of Cholesky
CRTejaswi pushed a commit to CRTejaswi/amd-vitis that referenced this pull request Oct 3, 2023
cf8aead Add Keccak-256 API (Xilinx#101)
a7acfcc add system compiler cases (Xilinx#94)
7efc6e5 add VDF in top readme (Xilinx#100)
37500bc fix xchacha20's description.json and run_hls.tcl (Xilinx#98)
b089777 Merge pull request Xilinx#97 from yuanqian/increase_mem
5dd56c9 increase memory
5a60bb2 Merge remote-tracking branch 'upstream/next' into next sync
95d5536 Fix cr 1107646 4 (Xilinx#96)
f1f8a14 use local golden instead of calling openssl (Xilinx#95)
8ec8b62 use local golden instead of openssl (Xilinx#93)
f730906 Fix cr 1107646 (Xilinx#92)
99b56d5 replace XILINX_VIVADO with XILINX_HLS in Makefile to fix issue-227 (Xilinx#91)
8bec97c change 2021.1_stable_latest to 2021.2_stable_latest
5ea5c76 update Makefile
REVERT: 247b394 create master branch from next branch

git-subtree-dir: security
git-subtree-split: cf8aeadb2adfebd01de4fc8f59d9405ce7691182

Co-authored-by: sdausr <[email protected]>
CRTejaswi pushed a commit to CRTejaswi/amd-vitis that referenced this pull request Oct 3, 2023
37cba5b Clean WebpEnc
05b7e30 fixed index.html
d3e13e2 modified 2021.1 to 2021.2
5d21faf Merge pull request Xilinx#107 from yunleiz/fnext
2f4abaa [gui] add description
0183ab5 Merge pull request Xilinx#106 from yunleiz/fnext
672b1db [clean]fixed CR https://jira.xilinx.com/browse/CR-1109840
010b477 fixed CR https://jira.xilinx.com/browse/CR-1109840
a64fbce Merge pull request Xilinx#103 from yuxiangz/move
480ec86 rm L2include
8d4685b Merge pull request Xilinx#102 from siyangw/next
383fda2 fix some problem for https://jira.xilinx.com/browse/CR-1107161
de542c3 Merge pull request Xilinx#101 from yuxiangz/rmwebp
0b648f2 rm webp
5ff5869 Merge pull request Xilinx#100 from liyuanz/next
4fa8680 replace XILINX_VIVADO with XILINX_HLS
ffcb650 Merge pull request Xilinx#98 from yuxiangz/image_error
e95ae01 fixed image error
891a16e Merge pull request Xilinx#97 from yuxiangz/readme
b0c676e fixed benchmark
c04bc74 update release
1b28512 fixed kernel doc
c853e54 update benchmark wepb
573f3db revise code struct
451450e add wepb api
7d4d309 Merge pull request Xilinx#95 from yuxiangz/readme
b2e9ddd fixed error for readme
9f32eb2 Merge pull request Xilinx#94 from yuxiangz/readme
8974955 fixed error for readme
ca242c9 Merge pull request Xilinx#91 from yunleiz/fnext
53b7203 [doc] fixed pik profm in next
b53c54c [doc] fixed pik profm in net
4152274 Merge pull request Xilinx#90 from yunleiz/fnext
f4a9082 [doc] fixed readme on next
a1b4baa Merge pull request Xilinx#88 from siyangw/fix_sw_emu
4bbba7f change 2021.1_stable_latest to 2021.2_stable_latest
REVERT: 48cc941 Merge pull request Xilinx#99 from yuxiangz/cr-640
REVERT: c373206 fixed image error for master
REVERT: 4d5db06 Merge pull request Xilinx#92 from yunleiz/fmaster
REVERT: 19e4a69 [doc] fixed pik profm in master
REVERT: 74e5c6a Merge pull request Xilinx#89 from yunleiz/fmaster
REVERT: 2f9cc50 [doc] fixed readme on master
REVERT: 587473b Merge pull request Xilinx#87 from siyangw/fix_sw_emu
REVERT: 41a249c create master branch from next branch

git-subtree-dir: codec
git-subtree-split: 37cba5bec8072c63d0d75433cebe2467cd74f401

Co-authored-by: sdausr <[email protected]>
CRTejaswi pushed a commit to CRTejaswi/amd-vitis that referenced this pull request Oct 3, 2023
b8aa0ac Merge pull request Xilinx#98 from changg/round2-mk
0dafa9e fix
69ce1de Merge pull request Xilinx#97 from changg/round2-mk
33635fb fix utils.mk
bb09f85 Merge pull request Xilinx#96 from tuol/fix_cr_1125397
26bfd12 upate description.json for GUI
6142bf4 Merge pull request Xilinx#95 from tuol/fix_cr1110852
18b6b69 add description for cscmvSingleHBM
489d6fe Merge pull request Xilinx#94 from changg/wa_u280
c83ed11 WA for u280
70d666c Revert "wa for xilinx_u280_xdma_201920_3"
27306c5 Merge pull request Xilinx#93 from changg/wa_u280_2019
2b4ec88 wa for xilinx_u280_xdma_201920_3
af1d094 Merge pull request Xilinx#92 from liyuanz/replace_cflags
a9ff957 replace cflags with clflags
eb58a83 Merge pull request Xilinx#91 from tuol/fix_cr_1110852
c9ca9ab add description to L2/tests/cscmvSingleHbm
b8e0210 Merge pull request Xilinx#90 from tuol/fix_cr_1083211
75204c8 remove 'exclude' from description.json
965b2e0 Merge pull request Xilinx#88 from liyuanz/replace_blacklist
0e87eee replace whiltelist/blacklist to allowlist/blocklist
ad26de7 Merge pull request Xilinx#87 from liyuanz/next
3db258c increase time
def14fe Merge pull request Xilinx#85 from changg/add_extraflags
f8a6122 fix makefile
031de2c Merge pull request Xilinx#84 from liyuanz/next
f10953c increase time
4745f24 Merge pull request Xilinx#83 from changg/fix_utils
6fb2652 fix utisl
7d9278f Merge pull request Xilinx#82 from liyuanz/replace_targets
c1c2de5 update targes
68ae52e Merge pull request Xilinx#80 from changg/metadata
6225d51 draft metadata files
e74cf2b change 2021.2_stable_latest to 2022.1_stable_latest

Co-authored-by: sdausr <[email protected]>
CRTejaswi pushed a commit to CRTejaswi/amd-vitis that referenced this pull request Oct 3, 2023
ab1ff3d Merge pull request Xilinx#97 from changg/fix_target_domain
16969b4 update meta

Co-authored-by: sdausr <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants