Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[SYCL][Doc] Get started guide clean-up #1697

Merged
merged 2 commits into from
May 19, 2020
Merged

[SYCL][Doc] Get started guide clean-up #1697

merged 2 commits into from
May 19, 2020

Conversation

bader
Copy link
Contributor

@bader bader commented May 16, 2020

  • Removed instructions to make a DPCPP_HOME/build directory
  • Fix issues reported by Markdown linter

Signed-off-by: Alexey Bader [email protected]

- Removed instructions to make a DPCPP_HOME/build directory
- Fix issues reported by Markdown linter

Signed-off-by: Alexey Bader <[email protected]>
@bader bader added the Documentation Missing documentation for the code, compiler or runtime features, etc. label May 16, 2020
@bader bader requested a review from vladimirlaz May 17, 2020 09:50
### Deployment

TODO: add instructions how to deploy built DPC++ toolchain.

## Use DPC++ toolchain

### Using the DPC++ toolchain on CUDA platforms
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Can you please move this section to the bottom of "Use DPC++ toolchain"?
Also please update Table of contents so that this section appears there.

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Done in #3177.

sycl/doc/GetStartedGuide.md Show resolved Hide resolved
@@ -308,21 +316,25 @@ cmake -DIntel_SYCL_ROOT=%DPCPP_HOME%\deploy -DSYCL_IMPLEMENTATION=Intel_SYCL ...

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Please update Table of Content with Build Doxygen documentation

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Done in #3177.

@@ -493,8 +508,8 @@ int main() {

Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Please update Table of Content with "Code the program for a specific GPU"

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Done in #3177.

@pvchupin
Copy link
Contributor

pvchupin commented May 18, 2020

My suggestions could be done as part of this cleanup or the next cleanup.

pvchupin
pvchupin previously approved these changes May 18, 2020
@bader bader merged commit 0cdd6c8 into intel:sycl May 19, 2020
@bader bader deleted the gsg-update branch May 19, 2020 21:10
alexbatashev pushed a commit to alexbatashev/llvm that referenced this pull request May 20, 2020
* sycl: (65 commits)
  [SYCL] Host task implementation (intel#1471)
  [SYCL] Update getting dependencies documentation (intel#1699)
  [SYCL] Fix types and transparent functors recognition in reduction (intel#1709)
  [SYCL][Doc] Get started guide clean-up (intel#1697)
  Add --spirv-fp-contract={on|off|fast} option (intel#509)
  [SYCL][Doc] Fix tbb target path in Get Started Guide. (intel#1695)
  [SYCL] Add support for kernel name types templated using enums. (intel#1675)
  [Driver][SYCL] Make -std=c++17 the default for DPC++ (intel#1662)
  AllocaInst should store Align instead of MaybeAlign.
  [X86] Replace selectScalarSSELoad ComplexPattern with PatFrags to handle the 3 types of loads we currently match.
  Harden IR and bitcode parsers against infinite size types.
  Revert "[nfc] test commit"
  [nfc] test commit
  Expose IRGen API to add the default IR attributes to a function definition.
  The release notes for ObjCBreakBeforeNestedBlockParam was placed between the release note for IndentCaseBlocks and its example code
  [VectorCombine] forward walk through instructions to improve chaining of transforms
  [PhaseOrdering] add vector reduction tests; NFC
  [InstCombine] Clean up alignment handling (NFC)
  [ARM] Patterns for VQSHRN
  [VectorCombine] add reduction-like patterns; NFC
  ...
Fznamznon pushed a commit to Fznamznon/llvm that referenced this pull request Nov 8, 2022
)

Community restricted readnone, readonly and writeonly attributes
to be only function parameter attributes. This patch aligns
the translator with llvm.org.

It also fixes a bug, when readnone attribute is being mapped
to NoWrite SPIR-V function parameter attribute.

Signed-off-by: Sidorov, Dmitry <[email protected]>

Signed-off-by: Sidorov, Dmitry <[email protected]>

Original commit:
KhronosGroup/SPIRV-LLVM-Translator@c1fe5fe
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Documentation Missing documentation for the code, compiler or runtime features, etc.
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants