Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[rtl] add "cached access" infrastructure #359

Merged
merged 2 commits into from
Jul 6, 2022
Merged

[rtl] add "cached access" infrastructure #359

merged 2 commits into from
Jul 6, 2022

Conversation

stnolting
Copy link
Owner

@stnolting stnolting commented Jul 5, 2022

This PR adds a minimal infrastructure to allow all internal devices to check if the current bus access is "cached". Right now, this feature is not used and does not impact area/critical path at all. I am planning to use this additional information to allow burst accesses for some peripherals:

  • work-in-progress: XIP (reducing overhead - faster access)
  • planned: Wishbone ("real" pipelined burst accesses)

@stnolting stnolting self-assigned this Jul 5, 2022
@stnolting stnolting added the HW Hardware-related label Jul 5, 2022
@stnolting stnolting marked this pull request as ready for review July 5, 2022 13:25
@stnolting stnolting merged commit 4de429f into main Jul 6, 2022
@stnolting stnolting deleted the cached_accesses branch July 6, 2022 05:55
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
HW Hardware-related
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant