Skip to content
Build example - TI CC13XX_26XX

riscv: telink: adjust analog register and deferred storage for tl3218 #321

Sign in to view logs

riscv: telink: adjust analog register and deferred storage for tl3218

riscv: telink: adjust analog register and deferred storage for tl3218 #321

Run time

Learn about OS pricing on GitHub Actions
Job Run time
cc13xx_26xx
23m 18s
23m 18s