Skip to content

riscv: telink: adjust analog register and deferred storage for tl3218 #321

riscv: telink: adjust analog register and deferred storage for tl3218

riscv: telink: adjust analog register and deferred storage for tl3218 #321

Triggered via pull request January 15, 2025 07:38
Status Success
Total duration 59m 35s
Artifacts 2

examples-cc13xx_26xx.yaml

on: pull_request
Fit to window
Zoom out
Zoom in

Annotations

2 warnings
cc13xx_26xx
ubuntu-latest pipelines will use ubuntu-24.04 soon. For more details, see https://github.com/actions/runner-images/issues/10636
cc13xx_26xx
`pre` execution is not supported for local action from './.github/actions/checkout-submodules-and-bootstrap'

Artifacts

Produced during runtime
Name Size
Size,cc13x4_26x4-Examples,371,79b38fca0d46b59f0c9049c561539e70114e2d2d,2758b0310f79753ccec234ed623447f6129a3d60,pull_request
2.24 KB
bootstrap-logs-cc13xx_26xx
182 KB