-
Notifications
You must be signed in to change notification settings - Fork 36
Issues: riscv-non-isa/riscv-toolchain-conventions
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Is it possible that we can add -mprefer-agnostic compile option for VSETVL optimization of RVV?
#37
opened May 4, 2023 by
zhongjuzhe
Suggest a GCC/LLVM compatible compile option for RVV auto-vectorization
#33
opened Mar 28, 2023 by
zhongjuzhe
[RFC] Relax the canonical order checking of arch string for -march option
#11
opened May 27, 2021 by
kito-cheng
New assembler options, -mbig-endian and -mlittle-endian, used to choose the endian.
#7
opened Dec 22, 2020 by
Nelson1225
Assembler command-line option to allow 'C' (compressed) instructions but not to mutate input assembly
#5
opened Oct 25, 2017 by
asb
ProTip!
Add no:assignee to see everything that’s not assigned.