Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Added regenerated tests of divw and remw through riscv_ctg to solve corner case of issue#300 #365

Merged
merged 2 commits into from
Oct 10, 2023
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
19 changes: 19 additions & 0 deletions CHANGELOG.md
Original file line number Diff line number Diff line change
@@ -1,5 +1,24 @@
# CHANGELOG

## [3.7.1] - 2023-07-22
- Added test case for division if most negative number by -1
- Solved the [issue #300](https://github.com/riscv-non-isa/riscv-arch-test/issues/300)

## [3.7.0] - 2023-05-16
- Updated the LI macro
- Make Trap handler compatible for RV32E
- Remove the warning messages [issue #336](https://github.com/riscv-non-isa/riscv-arch-test/issues/336)
- Added Macros for testing Virtual Memory in Sv32 mode.

## [3.6.8] - 2023-06-22
- Fix broken hyperlink in README

## [3.6.7] - 2023-06-22
- Specify new optional model macro RVMODEL_MTVEC_ALIGN to define new macro MTVEC_ALIGN in arch_test.h for issue #351

## [3.6.6] - 2023-06-17
- Removed stale zext.h-01.S test case superseded by zext.h_64-01.S

## [3.6.5] - 2023-05-06
- Fix test condition in RVTEST_CASE for `c.ebreak` (RV32 and RV64) test.

Expand Down
Loading