Changes needed for SDP MSPI #8296
Annotations
1 error, 1 warning, and 2 notices
Run Compliance Tests
Process completed with exit code 1.
|
check-warns:
ClangFormat.txt#L1
See https://docs.zephyrproject.org/latest/contribute/guidelines.html#clang-format for more details.
You may want to run clang-format on this change:
-#define NRF_PSEL_SDP_MSPI(psel) \
- nrf_gpio_pin_control_select(psel, NRF_GPIO_PIN_SEL_VPR);
+#define NRF_PSEL_SDP_MSPI(psel) nrf_gpio_pin_control_select(psel, NRF_GPIO_PIN_SEL_VPR);
File:drivers/pinctrl/pinctrl_nrf.c
Line:110
You may want to run clang-format on this change:
-#define NRF_FUN_SDP_MSPI_SCK 57U
+#define NRF_FUN_SDP_MSPI_SCK 57U
/** SDP_MSPI DQ0 */
-#define NRF_FUN_SDP_MSPI_DQ0 58U
+#define NRF_FUN_SDP_MSPI_DQ0 58U
/** SDP_MSPI DQ1 */
-#define NRF_FUN_SDP_MSPI_DQ1 59U
+#define NRF_FUN_SDP_MSPI_DQ1 59U
/** SDP_MSPI DQ2 */
-#define NRF_FUN_SDP_MSPI_DQ2 60U
+#define NRF_FUN_SDP_MSPI_DQ2 60U
/** SDP_MSPI DQ3 */
-#define NRF_FUN_SDP_MSPI_DQ3 61U
+#define NRF_FUN_SDP_MSPI_DQ3 61U
/** SDP_MSPI DQ4 */
-#define NRF_FUN_SDP_MSPI_DQ4 62U
+#define NRF_FUN_SDP_MSPI_DQ4 62U
/** SDP_MSPI DQ5 */
-#define NRF_FUN_SDP_MSPI_DQ5 63U
+#define NRF_FUN_SDP_MSPI_DQ5 63U
/** SDP_MSPI DQ6 */
-#define NRF_FUN_SDP_MSPI_DQ6 64U
+#define NRF_FUN_SDP_MSPI_DQ6 64U
/** SDP_MSPI DQ7 */
-#define NRF_FUN_SDP_MSPI_DQ7 65U
+#define NRF_FUN_SDP_MSPI_DQ7 65U
/** SDP_MSPI CS0 */
-#define NRF_FUN_SDP_MSPI_CS0 66U
+#define NRF_FUN_SDP_MSPI_CS0 66U
/** SDP_MSPI CS1 */
-#define NRF_FUN_SDP_MSPI_CS1 67U
+#define NRF_FUN_SDP_MSPI_CS1 67U
/** SDP_MSPI CS2 */
-#define NRF_FUN_SDP_MSPI_CS2 68U
+#define NRF_FUN_SDP_MSPI_CS2 68U
/** SDP_MSPI CS3 */
-#define NRF_FUN_SDP_MSPI_CS3 69U
+#define NRF_FUN_SDP_MSPI_CS3 69U
/** SDP_MSPI CS4 */
-#define NRF_FUN_SDP_MSPI_CS4 70U
+#define NRF_FUN_SDP_MSPI_CS4 70U
File:include/zephyr/dt-bindings/pinctrl/nrf-pinctrl.h
Line:199
|
Run Compliance Tests:
drivers/pinctrl/pinctrl_nrf.c#L110
drivers/pinctrl/pinctrl_nrf.c:110
-#define NRF_PSEL_SDP_MSPI(psel) \
- nrf_gpio_pin_control_select(psel, NRF_GPIO_PIN_SEL_VPR);
+#define NRF_PSEL_SDP_MSPI(psel) nrf_gpio_pin_control_select(psel, NRF_GPIO_PIN_SEL_VPR);
|
Run Compliance Tests:
include/zephyr/dt-bindings/pinctrl/nrf-pinctrl.h#L199
include/zephyr/dt-bindings/pinctrl/nrf-pinctrl.h:199
-#define NRF_FUN_SDP_MSPI_SCK 57U
+#define NRF_FUN_SDP_MSPI_SCK 57U
/** SDP_MSPI DQ0 */
-#define NRF_FUN_SDP_MSPI_DQ0 58U
+#define NRF_FUN_SDP_MSPI_DQ0 58U
/** SDP_MSPI DQ1 */
-#define NRF_FUN_SDP_MSPI_DQ1 59U
+#define NRF_FUN_SDP_MSPI_DQ1 59U
/** SDP_MSPI DQ2 */
-#define NRF_FUN_SDP_MSPI_DQ2 60U
+#define NRF_FUN_SDP_MSPI_DQ2 60U
/** SDP_MSPI DQ3 */
-#define NRF_FUN_SDP_MSPI_DQ3 61U
+#define NRF_FUN_SDP_MSPI_DQ3 61U
/** SDP_MSPI DQ4 */
-#define NRF_FUN_SDP_MSPI_DQ4 62U
+#define NRF_FUN_SDP_MSPI_DQ4 62U
/** SDP_MSPI DQ5 */
-#define NRF_FUN_SDP_MSPI_DQ5 63U
+#define NRF_FUN_SDP_MSPI_DQ5 63U
/** SDP_MSPI DQ6 */
-#define NRF_FUN_SDP_MSPI_DQ6 64U
+#define NRF_FUN_SDP_MSPI_DQ6 64U
/** SDP_MSPI DQ7 */
-#define NRF_FUN_SDP_MSPI_DQ7 65U
+#define NRF_FUN_SDP_MSPI_DQ7 65U
/** SDP_MSPI CS0 */
-#define NRF_FUN_SDP_MSPI_CS0 66U
+#define NRF_FUN_SDP_MSPI_CS0 66U
/** SDP_MSPI CS1 */
-#define NRF_FUN_SDP_MSPI_CS1 67U
+#define NRF_FUN_SDP_MSPI_CS1 67U
/** SDP_MSPI CS2 */
-#define NRF_FUN_SDP_MSPI_CS2 68U
+#define NRF_FUN_SDP_MSPI_CS2 68U
/** SDP_MSPI CS3 */
-#define NRF_FUN_SDP_MSPI_CS3 69U
+#define NRF_FUN_SDP_MSPI_CS3 69U
/** SDP_MSPI CS4 */
-#define NRF_FUN_SDP_MSPI_CS4 70U
+#define NRF_FUN_SDP_MSPI_CS4 70U
|
Loading