Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[top/pinout] Update from Bronze to Silver pinout status #5933

Merged
merged 1 commit into from
Apr 9, 2021

Conversation

msfschaffner
Copy link
Contributor

@msfschaffner msfschaffner commented Apr 3, 2021

This updates the pinout to the latest version for silver.

The PR is WIP and depends on #5793, #5928, and #5934 which will be rebased away.
Only the last three commits are relevant in this PR.
This has been rebased now.

@msfschaffner msfschaffner self-assigned this Apr 3, 2021
@msfschaffner msfschaffner force-pushed the silver-pinout branch 6 times, most recently from d74c62f to 74ffcc8 Compare April 8, 2021 21:24
@msfschaffner msfschaffner requested a review from tjaychen April 8, 2021 21:24
@msfschaffner msfschaffner changed the title WIP [top/pinout] Update from Bronze to Silver pinout status [top/pinout] Update from Bronze to Silver pinout status Apr 8, 2021
@msfschaffner msfschaffner marked this pull request as ready for review April 8, 2021 21:24
assign spi_device_sck = spi_if.sck;
assign spi_device_csb = spi_if.csb;
assign spi_device_sdi_i = spi_if.sio[0];
assign spi_if.sio[1] = spi_device_sdo_o;
Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

@sriyerg @cindychip @weicaiyang

In the ASIC pinout, the JTAG is mapped to a different position, hence we can get rid of this SPI/JTAG multiplexing here.

We still need to be able to select the right JTAG TAP, hence I have introduced the strap pin interfaces above.

set_property -dict { PACKAGE_PIN W16 IOSTANDARD LVCMOS25 } [get_ports { IOB7 }]; #IO_L16N_T2_13 Sch=led[5]
set_property -dict { PACKAGE_PIN W15 IOSTANDARD LVCMOS25 } [get_ports { IOB8 }]; #IO_L16P_T2_13 Sch=led[6]
set_property -dict { PACKAGE_PIN Y13 IOSTANDARD LVCMOS25 } [get_ports { IOB9 }]; #IO_L5P_T0_13 Sch=led[7]
set_property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS25 } [get_ports { IOA8 }]; #IO_L15P_T2_DQS_13 Sch=led[0]
Copy link

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

dumb question, i haven't looked at the nexysvideo datasheet in awhile, but do we not have enough spare pins to populate the IORs for example?

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I haven't either, but from what I remember, the limiting factor is not the amount of available IOs of that FPGA device, but the useful header locations...

@msfschaffner
Copy link
Contributor Author

Latest force push squashes all commits.

@msfschaffner msfschaffner merged commit 3b1c030 into lowRISC:master Apr 9, 2021
@msfschaffner msfschaffner deleted the silver-pinout branch February 18, 2022 00:27
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants