Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[SYCL-PTX] Enable half for CUDA target. #2003

Merged
merged 3 commits into from
Jul 3, 2020

Conversation

Naghasan
Copy link
Contributor

This patch enables 16 bits float in the libclc.

It also provides a better builtins binding (SPIRVBuiltins.td) for __fp16 (with native halfs) and _Float16.
It will now depends on the programing mode enabled.

Note: due to #1814, we have to disable a test as a work around.

Signed-off-by: Victor Lomuller [email protected]

@Naghasan Naghasan force-pushed the victor/spirv-ptx-enable-half branch from 15d9d19 to 26682f9 Compare June 29, 2020 14:59
bader
bader previously approved these changes Jun 29, 2020
Copy link
Contributor

@bader bader left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

  • libclc/generic/include/clc/float/definitions.h changes

Fznamznon
Fznamznon previously approved these changes Jul 2, 2020
@bader
Copy link
Contributor

bader commented Jul 2, 2020

@Naghasan, it looks like two SYCL tests should be updated.

Unexpectedly Passed Tests (2):
SYCL :: basic_tests/vec_convert_half.cpp
SYCL :: built-ins/nan.cpp

@Naghasan Naghasan requested a review from a team as a code owner July 3, 2020 14:28
@Naghasan Naghasan requested a review from alexbatashev July 3, 2020 14:28
Naghasan added 3 commits July 3, 2020 15:31
This patch enables 16 bits float in the libclc.
It also provides a better builtins binding (SPIRVBuiltins.td) for __fp16 (with native halfs) and _Float16.
It will now depends on the programing mode enabled.

Signed-off-by: Victor Lomuller <[email protected]>
Rather that using a bit filed to mark whether a QualType
is directly accessed or produced by a function,
the functionality now uses subclass.

Signed-off-by: Victor Lomuller <[email protected]>
Signed-off-by: Victor Lomuller <[email protected]>
@Naghasan Naghasan force-pushed the victor/spirv-ptx-enable-half branch from 8347b85 to 8602d60 Compare July 3, 2020 14:33
@Naghasan
Copy link
Contributor Author

Naghasan commented Jul 3, 2020

@Naghasan, it looks like two SYCL tests should be updated.

Unexpectedly Passed Tests (2):
SYCL :: basic_tests/vec_convert_half.cpp
SYCL :: built-ins/nan.cpp

@bader I enabled the tests and rebased with tip sycl to resolve the merge conflict.

@bader bader merged commit 8444189 into intel:sycl Jul 3, 2020
kchusha pushed a commit to kchusha/llvm that referenced this pull request May 10, 2023
Handle the case when we have `DebugInfoNone` for the Text argument
which is usually expected to be `OpString`.

Original commit:
KhronosGroup/SPIRV-LLVM-Translator@bde3b51
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

4 participants