Low Power Multidimensional Sorters using Clock Gating and Index Sorting (Paper Link)
Published in: 2023 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT) DOI: 10.1109/CONECCT57959.2023.10234758
Maturity Level: Passed Gate Level Simulations with Positive Slack for 50MHz
Collateral: Verilog Design Files, SystemVerilog Layered TestBench, Constraints File
Library Used: Synopsys 90nm Typical VT (saed90nm_typ.lib)
Sorter Implementation |
MDSA designs |
Bitonic (24 CAE) |
MDSA_bitonic |
Hybrid (23 CAE) |
|
Odd Even (19 CAE) |
Testing Methodology: SystemVerilog Layered Testbench (for 100 iterations, using constraints and randomization for generating VCD)
-
We further applied clock gating to all the above designs for further power reduction.
-
Total 14 Implementations
Lowest Power
: MDSA Bitonic with Index and Clock Gating
Lowest Area
: MDSA Odd Even with Clock Gating
Copyright (c) 2022 Samahith S A and Sai Govardhan Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions: The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software. THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.