Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Accept default disable items #140

Closed
fabianschuiki opened this issue May 2, 2020 · 0 comments
Closed

Accept default disable items #140

fabianschuiki opened this issue May 2, 2020 · 0 comments
Labels
A-parser Area: Parser. C-bug Category: This is a bug. L-vlog Language: Verilog and SystemVerilog.

Comments

@fabianschuiki
Copy link
Owner

Currently the following does not compile:

module foo;
    bit reset;
    default disable iff (!reset);
endmodule
@fabianschuiki fabianschuiki added C-bug Category: This is a bug. L-vlog Language: Verilog and SystemVerilog. A-parser Area: Parser. labels May 2, 2020
@fabianschuiki fabianschuiki mentioned this issue May 2, 2020
Open
64 tasks
fabianschuiki added a commit that referenced this issue May 2, 2020
@fabianschuiki
test: Add cases for common_cells issues
7f66756 
See #137, #138, #139, and #140.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
A-parser Area: Parser. C-bug Category: This is a bug. L-vlog Language: Verilog and SystemVerilog.
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@fabianschuiki