Skip to content

Issues: enjoy-digital/litepcie

Feedback / Contribution / Support
#37 opened Aug 3, 2020 by enjoy-digital
Open
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

19 Open 49 Closed
19 Open 49 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

how to generate the rtl code of crossbar and dma related .py
#137 opened Jul 10, 2024 by constant007
SIGKILL when doing a dma_test with zero-copy?
#133 opened Apr 25, 2024 by sthornington
The tlast signal doesn't seem to be working
#131 opened Mar 26, 2024 by black-pigeon
[Feature request] Implementation of a Root Complex help-welcome :) new-feature sponsor-welcome :)
#122 opened Aug 25, 2023 by ohault
1
dma_test with external loopback answered-waiting-feedback question
#116 opened May 29, 2023 by vbuitvydas
1
Problems with inter clock timing question
#113 opened Apr 3, 2023 by cklarhorst
No Rx TLP with s7pciephy question
#112 opened Apr 2, 2023 by xdev-x
Device Disconnection while litex_term is running hangs the kernel over thunderbolt bridge
#95 opened Apr 8, 2022 by sjkelly
Add PCIe <-> Wishbone function? needs-review new-feature
#94 opened Mar 19, 2022 by tongchen126
1
PCIe bus never comes alive question
#87 opened Feb 23, 2022 by arindam-bose
10
Support for Xilinx soft PCIe PHY? help-welcome :) new-feature sponsor-welcome :)
#83 opened Jan 5, 2022 by Elgox2
3
Non zero-copy dma_test errors after recent DMA refactor bug?
#73 opened Dec 10, 2021 by maleadt
7
Add optional performance/error monitor on core's streams. enhancement
#67 opened Dec 6, 2021 by enjoy-digital
Using litepcie with LiteFury (SQRL CLE-101) question
#54 opened Aug 16, 2021 by a3f
6
Move Ultrascale(+) TLP adaption code from Verilog to Migen enhancement help-welcome :) sponsor-welcome :)
#42 opened Sep 23, 2020 by enjoy-digital
2
TLP Packetizer/Depacketizer: Create unit-tests and avoid code duplication enhancement good-first-issue help-welcome :)
#41 opened Sep 23, 2020 by enjoy-digital
Feedback / Contribution / Support guide
#37 opened Aug 3, 2020 by enjoy-digital
Check PCIe bus rescan after loading bitstream. add-answer-to-wiki enhancement
#36 opened Jul 2, 2020 by enjoy-digital
5
Create /dev/ttyX device on Host to access crossover UART when kernel driver is loaded enhancement help-welcome :)
#35 opened Jul 2, 2020 by enjoy-digital
5
ProTip! Type g i on any issue or pull request to go back to the issue listing page.