Add AD4052-ARDZ project #1504
Open
Add AD4052-ARDZ project #1504
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
gastmaier
requested review from
IuliaCMoldovan,
StancaPop,
LBFFilho,
acostina,
AndreiGrozav,
PopPaul2021 and
sarpadi
as code owners
6 tasks
sarpadi
reviewed
Nov 11, 2024
|
Applied review changes. |
sarpadi
reviewed
Dec 3, 2024
Comment on lines
+91
to
+92
| assign adc_cnv = adc_cnv_w | (gpio_o[34] & ~gpio_t[34]); | ||
| assign gpio_i[34] = adc_cnv; |
There was a problem hiding this comment.
why is this level of CNV control not available on the de10nano approach ?
Add AXI IIC Controller connected to Arduino SCL SDA ports. Generally, to read the EVB EEPROM. Signed-off-by: Jorge Marques <[email protected]>
The axi_iic_ard is generally used to read the EVB EEPROM with Arduino uno form factor. Signed-off-by: Jorge Marques <[email protected]>
The axi_iic_ard is generally used to read the EVB EEPROM with Arduino uno form factor. IIC Changes: Project Old New IIC Subordinate ad4170_asdz ps-12, 44a4 ps-11, 4160 24AA32A ad57xx_ardz PS7 IIC ps-11, 4160 24AA32A pulsar_adc none ps-11, 4160 - ad719x_asdz none ps-11, 4160 - cn0579 ps-12, 44a4 ps-11, 4160 AD5696 cn0540 ps-12, 44a4 ps-11, 4160 LTC2606 cn0561 PS7 IIC ps-11, 4160 M24C02 IRQ index changes: ad4170_asdz * $hier_spi_engine 11 -> 12 ad57xx_ardz * ad57xx_dma 12 -> 13 * $hier_spi_engine 11 -> 12 cn0579 * cn0579_dma 13 -> 12 * axi_iic_ard 12 -> 11 cn0540 * $hier_spi_engine 11 -> 12 Signed-off-by: Jorge Marques <[email protected]>
Signed-off-by: Jorge Marques <[email protected]>
Signed-off-by: Jorge Marques <[email protected]>
Describe EVAL-AD4052-ARDZ support with coraz7s. Signed-off-by: Jorge Marques <[email protected]>
|
Merge after #1517 |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
PR Description
Adds support to the AD4052 ADC SPI family (AD4050, AD4052, AD4056, AD4058).
The CNV pin contains a OR logic for:
SPI Engine Offload waits the Data Ready signal from the ADC, configured at pin GP1.
ADC GP0 is used as a monitor pin, triggering either threshold (rising+failing) events to the PS.
Named ad4052 instead of ad405x since the ad4052 is the main part of the family (best granularity and speed).
Pointers:
www.analog.com/ad4050
www.analog.com/ad4052
www.analog.com/eval-ad4052-ardz.html
Coraz7s tested on HW. Pending De10Nano
The de10nano raises the same critical warnings as #1463
PR Type
PR Checklist