Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update step2.md #77

Merged
merged 1 commit into from
Jun 20, 2021
Merged

Update step2.md #77

merged 1 commit into from
Jun 20, 2021

Conversation

0b11101010
Copy link

SDK will be located under images/linux

SDK will be located under images/linux
@ryanvergel ryanvergel self-assigned this May 24, 2021
@alvincla alvincla merged commit 4833b88 into Xilinx:master Jun 20, 2021
imrickysu pushed a commit that referenced this pull request Aug 20, 2021
imrickysu pushed a commit that referenced this pull request Nov 7, 2021
* Modified for 2021.2 release
imrickysu pushed a commit that referenced this pull request Nov 3, 2022
* Modified for 2021.2 release
CRTejaswi pushed a commit to CRTejaswi/amd-vitis that referenced this pull request Oct 3, 2023
af98081 replace env setup
ea84fdc Merge pull request Xilinx#77 from liyuanz/next
68aa394 replace XILINX_VIVADO with XILINX_HLS
dd0d115 change 2021.1_stable_latest to 2021.2_stable_latest
REVERT: 86ce32a create master branch from next branch

git-subtree-dir: sparse
git-subtree-split: af980816a0af8aa302f16b02e23c020d86c70da6

Co-authored-by: sdausr <[email protected]>
CRTejaswi pushed a commit to CRTejaswi/amd-vitis that referenced this pull request Oct 3, 2023
f0e0005 Merge pull request Xilinx#83 from liyuanz/add_time
361913d add time
64ea0f9 Merge pull request Xilinx#82 from liyuanz/next
8386360 update
370bb26 Merge pull request Xilinx#81 from liyuanz/next
4716b14 add memory or time
2b41485 Merge pull request Xilinx#79 from yuxiangz/makefile
a5df524 update makefile for hw_emu
bc265f0 Merge pull request Xilinx#77 from tianminr/L3_dev
bd9b7c5 Merge pull request Xilinx#76 from yuxiangz/sizein
d2a2ab6 update scanline case
591cebc add golden out size
4898af0 push request for regress
4cee657 turn up
c13c69b update error kernel for kernel_ratio setting
1379c0d Merge remote-tracking branch 'xf_ultrasound/next' into L3_dev
43ecd58 update L2 graph & kernel ratio setup for scanline
5c9a2e5 update host
8a8bc80 Merge pull request Xilinx#71 from yuxiangz/graph_l3
bd69baf turn memory up 3
b7ee6a5 Merge pull request Xilinx#73 from siyangw/IO_Dev
f516f8e Merge pull request Xilinx#72 from tianminr/L3_dev
a467fa5 turn memory up
9d3c0cc revise description.json
bbaee77 Merge pull request Xilinx#70 from siyangw/IO_Dev
f0d9dd8 scanline graph update
22db53e scanline sw_emu pass
b0487bd update port name
4404027 sw_emu pass
2571dd9 plane wave pass sw_emu
19e4cc3 Merge remote-tracking branch 'ultrasound/next' into IO_Dev
081a881 plane wave pass x86sim and aiesim
5c27d04 build graph for L3

Co-authored-by: sdausr <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants