Skip to content

Pipelined Mips Cpu | ZJU Computer Architecture 2015

Notifications You must be signed in to change notification settings

xkd045/Pipelined-Mips-Cpu

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

8 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

##Coumputer Architecture ###MIPS PIPELINED CPU


ZJU CA 2015


  • Lab1 Single Cycle MIPS CPU, the controller module has redundance.

  • Lab2 Pipelined CPU with hazards, using new structure on top & controller.

  • Lab3 Pipelined CPU with stalls. (in a mess)

  • Lab4 Pipelined CPU Add forwarding. (using new structure)

About

Pipelined Mips Cpu | ZJU Computer Architecture 2015

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 96.9%
  • SystemVerilog 3.1%