- Sponsor
-
Notifications
You must be signed in to change notification settings - Fork 29
Issues: veryl-lang/veryl
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Report no error for a reference to a generic parameter via a scoped identifier
bug
Something isn't working
#1353
opened Mar 7, 2025 by
taichi-ishitani
Not emit Something isn't working
export
declaration correctly
bug
#1344
opened Mar 6, 2025 by
taichi-ishitani
Create git repository and default Tools feature
.gitignore
at veryl new
tools
#1333
opened Mar 5, 2025 by
dalance
Promote warnings related with type checking to errors
tools
Tools feature
#1258
opened Feb 20, 2025 by
dalance
[Feature] Modport which will be expanded into each Verilog ports
lang
Language design
#1246
opened Feb 13, 2025 by
taichi-ishitani
Array select is ignored in symbol resolving
bug
Something isn't working
#1222
opened Feb 4, 2025 by
dalance
Add option to force to emit all modules imported from dependent projects to filelist
tools
Tools feature
#1108
opened Nov 28, 2024 by
taichi-ishitani
Remove package import declarations from generated SV
tools
Tools feature
#1092
opened Nov 20, 2024 by
taichi-ishitani
fmt of case statement/expression is incomplete
bug
Something isn't working
#992
opened Oct 4, 2024 by
nananapo
Previous Next
ProTip!
Add no:assignee to see everything that’s not assigned.