Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Initial stab at adding verilog testbench generator for jtag #8

Open
wants to merge 1 commit into
base: master
Choose a base branch
from

Conversation

grebe
Copy link
Contributor

@grebe grebe commented Apr 11, 2017

Don't merge- depends on ucb-art/dsp-framework#18.

.io_jtag_TDO_data(tdo)
);
`else
tms = 1'b0;
Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

If I build sim or debug, it doesn't like these lines. Am I being dumb? Why isn't this OK

Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I'm not sure you can hook up a reg to a port. Make them wires. If you need regs, have assign statements or something.

@@ -20,5 +20,6 @@ trait JTAGTestLevelIO {
val tdi = Input(Bool())
val tdo = Output(Bool())
val tclk = Input(Bool())
val tdo_driven = Output(Bool())
Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Rather than doing this, I should have a variable in the test driver that checks if tdo is Z. Do you know how to do this @stevobailey?

Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Yeah, there's an always block in the TestDriver that ticks on the core clock. You can add some wires and hook them up to the JTAG inputs/outputs.

http://www.asic-world.com/verilog/vbehave2.html

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants