Must-have verilog systemverilog modules
-
Updated
Nov 7, 2024 - Verilog
Must-have verilog systemverilog modules
Python package to transfer data in a fast, reliable, and packetized form
Interface Protocol in Verilog
Basic UART TX/RX module for FPGA
Control Electrolux/Ballu/Zanussi Water Heaters via uart
数据链路层协议,只需要提供单字节的收发函数就可以移植这些协议。Data link layer protocols can be transplanted by providing a single byte transceiver function.
Firmware for a trailing/leading edge MOSFET/BJT/TRIAC dimmer written in C++ including schematics/PCB-layouts
Wrapper library created to simplify use of SDS011 laser dust sensor in your projects
UART Communication Protocol, support like TCP/UDP feature
wireless lcd sensor network based on zigbee(cc2530)
UART bootloader for SAMD10 series
PrUcess is a low-power multi-clock configurable digital processing system that executes commands (unsigned arithmetic operations, logical operations, register file read & write operations) which are received from an external source through UART receiver module and it transmits the commands' results through the UART transmitter module.
C headers for AVR microcontrollers. Arduino must die!
⚾️ Multiplayer Assembly 8086 Clone of BlobbyVolley Game
A drop-in solution for interactions on the Iridium Satellite network using AT commands. The library uses the ESP32 UART bus with different queues/pthread to manage messages in an asynchronous or synchronous way.
Simulator of u-blox 6 serial communication protocol (UBX)
Read and decode data from Yuneec ZigBee receiver SR24. Test tool for Raspberry Pi.
Transmitter and Receiver FPGAs connected using the UART Protocol to execute arithmetic operations and display the inputs on the transmitter's 7 Segment Display as well as the result on the Receiver's 7 Segments Display.
Add a description, image, and links to the uart-protocol topic page so that developers can more easily learn about it.
To associate your repository with the uart-protocol topic, visit your repo's landing page and select "manage topics."