Skip to content

riscv: telink: adjust analog register and deferred storage for tl3218 #1272

riscv: telink: adjust analog register and deferred storage for tl3218

riscv: telink: adjust analog register and deferred storage for tl3218 #1272

Triggered via pull request January 15, 2025 07:38
Status Success
Total duration 1h 18m 11s
Artifacts 1

examples-asr.yaml

on: pull_request
Fit to window
Zoom out
Zoom in

Annotations

2 warnings
ASR
ubuntu-latest pipelines will use ubuntu-24.04 soon. For more details, see https://github.com/actions/runner-images/issues/10636
ASR
`pre` execution is not supported for local action from './.github/actions/checkout-submodules-and-bootstrap'

Artifacts

Produced during runtime
Name Size
bootstrap-logs-asr
182 KB