Skip to content

Commit

Permalink
Feedback
Browse files Browse the repository at this point in the history
  • Loading branch information
royb3 committed Mar 18, 2024
1 parent 7c53167 commit 45fb7ef
Showing 1 changed file with 6 additions and 2 deletions.
Original file line number Diff line number Diff line change
@@ -1,8 +1,12 @@
# `riscv32{i,im,imc,imac,imafc}-unknown-none-elf`
# `riscv32{i,im, ima,imc,imac,imafc}-unknown-none-elf`

**Tier: 2**

Bare-metal target for RISC-V CPUs with the RV32I, RV32IM, RV32IMA, RV32IMC, RV32IMAFC and RV32IMAC ISAs.
Bare-metal target for RISC-V CPUs with the RV32I, RV32IM, RV32IMC, RV32IMAFC and RV32IMAC ISAs.

**Tier: 3**

Bare-metal target for RISC-V CPUs with the RV32IMA ISA.

## Target maintainers

Expand Down

0 comments on commit 45fb7ef

Please sign in to comment.