Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Standard Fixed-length Vector Calling Convention Variant #418

Open
wants to merge 12 commits into
base: master
Choose a base branch
from
2 changes: 1 addition & 1 deletion riscv-cc.adoc
Original file line number Diff line number Diff line change
Expand Up @@ -467,7 +467,7 @@ with an optimized library with larger ABI_VLEN for better utilization of those
cores with longer VLEN.

A fixed-length vector argument is passed in a vector argument register if the
size of the vector is less than ABI_VLEN bit.
size of the vector is no more than ABI_VLEN bits.
kito-cheng marked this conversation as resolved.
Show resolved Hide resolved

A fixed-length vector argument is passed in two vector argument registers,
kito-cheng marked this conversation as resolved.
Show resolved Hide resolved
similar to vector data arguments with LMUL=2, if the size of the vector is
Expand Down