ci: add float and double extension test to CI

Signed-off-by: Qinghao Shi <[email protected]>
riscv-non-isa · Jun 9, 2024 · e0987bc · e0987bc
1 parent 7152865
commit e0987bc
Show file tree

Hide file tree

Showing 3 changed files with 8 additions and 7 deletions.
diff --git a/.github/isa_templates/RV32IFZicsr.yaml → .github/isa_templates/RV32IFDZicsr.yaml b/.github/isa_templates/RV32IFZicsr.yaml → .github/isa_templates/RV32IFDZicsr.yaml
@@ -1,11 +1,11 @@
 hart_ids: [0]
 hart0:
-  ISA: RV32IFZicsr
+  ISA: RV32IFDZicsr
   physical_addr_sz: 32
   User_Spec_Version: '2.3'
   supported_xlen: [32]
   misa:
-   reset-val: 0x40000120
+   reset-val: 0x40000128
    rv32:
      accessible: true
      mxl:
@@ -23,7 +23,7 @@ hart0:
            warl:
               dependency_fields: []
               legal:
-                - extensions[25:0] bitmask [0x0000120, 0x0000000]
+                - extensions[25:0] bitmask [0x0000128, 0x0000000]
               wr_illegal:
                 - Unchanged
 
diff --git a/.github/isa_templates/RV64IFZicsr.yaml → .github/isa_templates/RV64IFDZicsr.yaml b/.github/isa_templates/RV64IFZicsr.yaml → .github/isa_templates/RV64IFDZicsr.yaml
@@ -1,11 +1,11 @@
 hart_ids: [0]
 hart0:
-  ISA: RV64IFZicsr
+  ISA: RV64IFDZicsr
   physical_addr_sz: 32
   User_Spec_Version: '2.3'
   supported_xlen: [64]
   misa:
-   reset-val: 0x8000000000000120
+   reset-val: 0x8000000000000128
    rv64:
      accessible: true
      mxl:
@@ -23,7 +23,7 @@ hart0:
            warl:
               dependency_fields: []
               legal:
-                - extensions[25:0] bitmask [0x0000120, 0x0000000]
+                - extensions[25:0] bitmask [0x0000128, 0x0000000]
               wr_illegal:
                 - Unchanged
 
diff --git a/.github/workflows/test.yml b/.github/workflows/test.yml
@@ -33,7 +33,8 @@ jobs:
         isa_group: 
           - RV32IMCZicsr_Zifencei
           - RV64IMCZicsr_Zifencei
-
+          - RV32IMFDZicsr
+          - RV64IMFDZicsr
 
     steps: