Skip to content

Commit

Permalink
Clean Up
Browse files Browse the repository at this point in the history
  • Loading branch information
@UmerShahidengr
UmerShahidengr committed Apr 26, 2024
1 parent 84ee78f commit 72464c7
Show file tree
Hide file tree
Showing 894 changed files with 408,591 additions and 382,751 deletions.
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-01.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-02.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-03.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-04.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-05.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-06.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-07.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-08.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-09.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-10.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-100.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-101.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-102.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-103.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-104.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-105.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-106.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-107.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-108.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-109.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-11.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-110.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-111.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-112.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-113.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-114.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-115.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-116.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-117.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-118.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-119.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-12.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-120.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-121.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-122.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-123.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-124.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-125.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-126.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-127.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-128.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-129.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-13.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
2 changes: 1 addition & 1 deletion riscv-test-suite/rv32i_m/F/src/fmadd_b15-130.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN
#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)
Expand Down
Loading

0 comments on commit 72464c7

Please sign in to comment.