Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add FSimViaModel Gate into device.proto #6548

Merged
merged 5 commits into from
Apr 4, 2024

Conversation

BichengYing
Copy link
Collaborator

@BichengYing BichengYing commented Apr 3, 2024

Server side is not read yet. Here just add the proto and serialization and deserialization support in cirq-google/device. Again, the FSimViaModel is different from existing FSim gate translation. It is controlled via the tag.

CC: @eliottrosenberg @senecameeks

Copy link

codecov bot commented Apr 3, 2024

Codecov Report

All modified and coverable lines are covered by tests ✅

Project coverage is 97.78%. Comparing base (45c5fa3) to head (0005a5e).
Report is 2 commits behind head on main.

Additional details and impacted files
@@           Coverage Diff            @@
##             main    #6548    +/-   ##
========================================
  Coverage   97.78%   97.78%            
========================================
  Files        1107     1124    +17     
  Lines       95188    95468   +280     
========================================
+ Hits        93079    93355   +276     
- Misses       2109     2113     +4     

☔ View full report in Codecov by Sentry.
📢 Have feedback on the report? Share it here.

@BichengYing BichengYing changed the title Add FSimViaModel Gate Add FSimViaModel Gate into device.proto Apr 3, 2024
@BichengYing BichengYing marked this pull request as ready for review April 3, 2024 21:01
@BichengYing BichengYing requested review from wcourtney, vtomole, cduck, verult and a team as code owners April 3, 2024 21:01
@verult verult merged commit b8f0663 into quantumlib:main Apr 4, 2024
31 checks passed
jselig-rigetti pushed a commit to jselig-rigetti/Cirq that referenced this pull request May 28, 2024
* Add FSimViaModel Gate

* Update the name

* Add serialization on grid device

* Fix the test
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants