Skip to content
Change the repository type filter

All

    Repositories list

    • cva6

      Public
      The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
      Assembly
      Other
      707201Updated Jan 16, 2025Jan 16, 2025
    • A Python based fixed-point implementation of the Infinite-ISP design for ASIC and FPGA design and verification.
      Python
      Apache License 2.0
      101953Updated Jan 14, 2025Jan 14, 2025
    • Infinite-ISP Image Signal Processing Pipeline FPGA Binaries for XCK26 Zynq® UltraScale+™ MPSoC present on Xilinx® Kria™ KV260 Vision AI Starter Kit and Efinix® Titanium Ti180 J484 Development Kit
      Python
      Apache License 2.0
      5801Updated Dec 30, 2024Dec 30, 2024
    • RISC-V CI Partners Project
      HTML
      MIT License
      0300Updated Dec 27, 2024Dec 27, 2024
    • The purpose of the repo is to support CORE-V Wally architectural verification
      SystemVerilog
      Other
      27000Updated Dec 22, 2024Dec 22, 2024
    • cvw

      Public
      CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
      SystemVerilog
      Other
      200001Updated Dec 22, 2024Dec 22, 2024
    • Mojo-SIMD

      Public
      Mojo
      0000Updated Dec 19, 2024Dec 19, 2024
    • This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protection Unit of Input/Output devices, IOPMP for short, to regulate the accesses issued from the bus masters.
      C
      Creative Commons Attribution 4.0 International
      6000Updated Dec 11, 2024Dec 11, 2024
    • C
      0000Updated Nov 18, 2024Nov 18, 2024
    • Mojo
      1200Updated Oct 31, 2024Oct 31, 2024
    • evsoc

      Public
      This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.
      SystemVerilog
      MIT License
      12000Updated Oct 8, 2024Oct 8, 2024
    • 0000Updated Oct 8, 2024Oct 8, 2024
    • IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
      SystemVerilog
      Apache License 2.0
      19000Updated Sep 30, 2024Sep 30, 2024
    • Llava

      Public
      Jupyter Notebook
      1000Updated Sep 24, 2024Sep 24, 2024
    • A camera ISP (image signal processor) pipeline that contains modules with simple to complex algorithms implemented at the application level.
      Python
      Apache License 2.0
      45182140Updated Sep 4, 2024Sep 4, 2024
    • Extending Linux support to enable Infinite-ISP on FPGA for the development of a libcamera-based camera application stack.
      C++
      Apache License 2.0
      2220Updated Aug 30, 2024Aug 30, 2024
    • 11100Updated Aug 28, 2024Aug 28, 2024
    • Infinite-ISP Tuning Tool is a console-based ISP (image signal processor) tuning application that is specifically designed to tune various modules in the Infinite-ISP_GM.
      Python
      Apache License 2.0
      62420Updated Aug 26, 2024Aug 26, 2024
    • Apache License 2.0
      0000Updated Aug 26, 2024Aug 26, 2024
    • SystemVerilog
      0000Updated Aug 6, 2024Aug 6, 2024
    • C
      Apache License 2.0
      0000Updated Aug 2, 2024Aug 2, 2024
    • Mojo-Yolo

      Public
      Mojo
      2100Updated Jul 24, 2024Jul 24, 2024
    • Cohort-at-10x-Cores-VeeR-EH1
      SystemVerilog
      Apache License 2.0
      221020Updated Jul 1, 2024Jul 1, 2024
    • cv32e40p

      Public
      CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
      SystemVerilog
      Other
      430000Updated Jun 28, 2024Jun 28, 2024
    • Functional verification project for the CORE-V family of RISC-V cores.
      Assembly
      Other
      229000Updated Jun 27, 2024Jun 27, 2024
    • programs

      Public
      Documentation for the OpenHW Group's set of CORE-V RISC-V cores
      HTML
      Other
      96000Updated Jun 12, 2024Jun 12, 2024
    • Odoo module for integration of Cloud-V GitHub app with user repositories
      Python
      Apache License 2.0
      1000Updated Jun 11, 2024Jun 11, 2024
    • C++
      0500Updated May 28, 2024May 28, 2024
    • cva6-pulp

      Public
      This is the fork of CVA6 intended for PULP development.
      SystemVerilog
      Other
      707000Updated May 13, 2024May 13, 2024
    • LLDB

      Public
      The LLVM Project is a collection of modular and reusable compiler and toolchain technologies.
      Other
      12k100Updated Feb 1, 2024Feb 1, 2024