Skip to content

Commit

Permalink
Use regression-wally in install cli
Browse files Browse the repository at this point in the history
  • Loading branch information
@jordancarlin
jordancarlin committed Oct 16, 2024
1 parent dfd27de commit a9d2fbd
Showing 1 changed file with 3 additions and 147 deletions.
150 changes: 3 additions & 147 deletions .github/workflows/install.yml
View file
Original file line number Diff line number Diff line change
Expand Up @@ -30,79 +30,7 @@ jobs:
- name: regresssion
run: |
source setup.sh
lint-wally
wsim --sim verilator rv32e arch32e
wsim --sim verilator rv32i arch32i
wsim --sim verilator rv32imc arch32i
wsim --sim verilator rv32imc arch32c
wsim --sim verilator rv32imc arch32m
wsim --sim verilator rv32imc wally32periph
wsim --sim verilator rv32gc arch32f
wsim --sim verilator rv32gc arch32d
wsim --sim verilator rv32gc arch32f_fma
wsim --sim verilator rv32gc arch32d_fma
wsim --sim verilator rv32gc arch32f_divsqrt
wsim --sim verilator rv32gc arch32d_divsqrt
wsim --sim verilator rv32gc arch32i
wsim --sim verilator rv32gc arch32priv
wsim --sim verilator rv32gc arch32c
wsim --sim verilator rv32gc arch32m
wsim --sim verilator rv32gc arch32a_amo
wsim --sim verilator rv32gc arch32zifencei
wsim --sim verilator rv32gc arch32zicond
wsim --sim verilator rv32gc arch32zba
wsim --sim verilator rv32gc arch32zbb
wsim --sim verilator rv32gc arch32zbc
wsim --sim verilator rv32gc arch32zbs
wsim --sim verilator rv32gc arch32zfh
wsim --sim verilator rv32gc arch32zfh_fma
wsim --sim verilator rv32gc arch32zfh_divsqrt
wsim --sim verilator rv32gc arch32zfaf
wsim --sim verilator rv32gc arch32zfad
wsim --sim verilator rv32gc wally32a_lrsc
wsim --sim verilator rv32gc wally32priv
wsim --sim verilator rv32gc wally32periph
wsim --sim verilator rv32gc arch32zcb
wsim --sim verilator rv32gc arch32zbkb
wsim --sim verilator rv32gc arch32zbkc
wsim --sim verilator rv32gc arch32zbkx
wsim --sim verilator rv32gc arch32zknd
wsim --sim verilator rv32gc arch32zkne
wsim --sim verilator rv32gc arch32zknh
wsim --sim verilator rv64i arch64i
wsim --sim verilator rv64gc coverage64gc
wsim --sim verilator rv64gc arch64i
wsim --sim verilator rv64gc arch64priv
wsim --sim verilator rv64gc arch64c
wsim --sim verilator rv64gc arch64m
wsim --sim verilator rv64gc arch64zcb
wsim --sim verilator rv64gc arch64zifencei
wsim --sim verilator rv64gc arch64zicond
wsim --sim verilator rv64gc arch64a_amo
wsim --sim verilator rv64gc wally64a_lrsc
wsim --sim verilator rv64gc wally64periph
wsim --sim verilator rv64gc wally64priv
wsim --sim verilator rv64gc arch64zbkb
wsim --sim verilator rv64gc arch64zbkc
wsim --sim verilator rv64gc arch64zbkx
wsim --sim verilator rv64gc arch64zknd
wsim --sim verilator rv64gc arch64zkne
wsim --sim verilator rv64gc arch64zknh
wsim --sim verilator rv64gc arch64zba
wsim --sim verilator rv64gc arch64zbb
wsim --sim verilator rv64gc arch64zbc
wsim --sim verilator rv64gc arch64zbs
wsim --sim verilator rv64gc arch64f
wsim --sim verilator rv64gc arch64d
wsim --sim verilator rv64gc arch64zfh
wsim --sim verilator rv64gc arch64f_fma
wsim --sim verilator rv64gc arch64d_fma
wsim --sim verilator rv64gc arch64zfh_fma
wsim --sim verilator rv64gc arch64f_divsqrt
wsim --sim verilator rv64gc arch64d_divsqrt
wsim --sim verilator rv64gc arch64zfh_divsqrt
wsim --sim verilator rv64gc arch64zfaf
wsim --sim verilator rv64gc arch64zfad
regression-wally
rhel_family_install:
name: Test installation on ${{ matrix.os }}
Expand Down Expand Up @@ -135,79 +63,7 @@ jobs:
run: |
source setup.sh
make riscof
- name: regresssion
- name: regression
run: |
source setup.sh
lint-wally
wsim --sim verilator rv32e arch32e
wsim --sim verilator rv32i arch32i
wsim --sim verilator rv32imc arch32i
wsim --sim verilator rv32imc arch32c
wsim --sim verilator rv32imc arch32m
wsim --sim verilator rv32imc wally32periph
wsim --sim verilator rv32gc arch32f
wsim --sim verilator rv32gc arch32d
wsim --sim verilator rv32gc arch32f_fma
wsim --sim verilator rv32gc arch32d_fma
wsim --sim verilator rv32gc arch32f_divsqrt
wsim --sim verilator rv32gc arch32d_divsqrt
wsim --sim verilator rv32gc arch32i
wsim --sim verilator rv32gc arch32priv
wsim --sim verilator rv32gc arch32c
wsim --sim verilator rv32gc arch32m
wsim --sim verilator rv32gc arch32a_amo
wsim --sim verilator rv32gc arch32zifencei
wsim --sim verilator rv32gc arch32zicond
wsim --sim verilator rv32gc arch32zba
wsim --sim verilator rv32gc arch32zbb
wsim --sim verilator rv32gc arch32zbc
wsim --sim verilator rv32gc arch32zbs
wsim --sim verilator rv32gc arch32zfh
wsim --sim verilator rv32gc arch32zfh_fma
wsim --sim verilator rv32gc arch32zfh_divsqrt
wsim --sim verilator rv32gc arch32zfaf
wsim --sim verilator rv32gc arch32zfad
wsim --sim verilator rv32gc wally32a_lrsc
wsim --sim verilator rv32gc wally32priv
wsim --sim verilator rv32gc wally32periph
wsim --sim verilator rv32gc arch32zcb
wsim --sim verilator rv32gc arch32zbkb
wsim --sim verilator rv32gc arch32zbkc
wsim --sim verilator rv32gc arch32zbkx
wsim --sim verilator rv32gc arch32zknd
wsim --sim verilator rv32gc arch32zkne
wsim --sim verilator rv32gc arch32zknh
wsim --sim verilator rv64i arch64i
wsim --sim verilator rv64gc coverage64gc
wsim --sim verilator rv64gc arch64i
wsim --sim verilator rv64gc arch64priv
wsim --sim verilator rv64gc arch64c
wsim --sim verilator rv64gc arch64m
wsim --sim verilator rv64gc arch64zcb
wsim --sim verilator rv64gc arch64zifencei
wsim --sim verilator rv64gc arch64zicond
wsim --sim verilator rv64gc arch64a_amo
wsim --sim verilator rv64gc wally64a_lrsc
wsim --sim verilator rv64gc wally64periph
wsim --sim verilator rv64gc wally64priv
wsim --sim verilator rv64gc arch64zbkb
wsim --sim verilator rv64gc arch64zbkc
wsim --sim verilator rv64gc arch64zbkx
wsim --sim verilator rv64gc arch64zknd
wsim --sim verilator rv64gc arch64zkne
wsim --sim verilator rv64gc arch64zknh
wsim --sim verilator rv64gc arch64zba
wsim --sim verilator rv64gc arch64zbb
wsim --sim verilator rv64gc arch64zbc
wsim --sim verilator rv64gc arch64zbs
wsim --sim verilator rv64gc arch64f
wsim --sim verilator rv64gc arch64d
wsim --sim verilator rv64gc arch64zfh
wsim --sim verilator rv64gc arch64f_fma
wsim --sim verilator rv64gc arch64d_fma
wsim --sim verilator rv64gc arch64zfh_fma
wsim --sim verilator rv64gc arch64f_divsqrt
wsim --sim verilator rv64gc arch64d_divsqrt
wsim --sim verilator rv64gc arch64zfh_divsqrt
wsim --sim verilator rv64gc arch64zfaf
wsim --sim verilator rv64gc arch64zfad
regression-wally

0 comments on commit a9d2fbd

Please sign in to comment.