Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

User manual updates for mnxti and debug_req_i descriptions #731

Conversation

silabs-oysteink
Copy link
Contributor

Updated description of the debug_req_i signal.
Updated description of legal CSR instruction for accessing the mnxti CSR.

Signed-off-by: Oystein Knauserud [email protected]

Updated description of legal CSR instruction for accessing the mnxti CSR.

Signed-off-by: Oystein Knauserud <[email protected]>
@silabs-oysteink silabs-oysteink added the Component:Doc For issues in the Documentation (e.g. for User Manual, README.md files) label Dec 14, 2022
Copy link
Contributor

@Silabs-ArjanB Silabs-ArjanB left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Made some small updates

@@ -81,7 +81,8 @@ Interface
| ``dm_exception_addr_i[31:0]`` | input | Address for debugger exception entry |
+-------------------------------+-----------+--------------------------------------------+

``debug_req_i`` is the "debug interrupt", issued by the debug module when the core should enter Debug Mode. The ``debug_req_i`` is synchronous to ``clk_i`` and requires a minimum assertion of one clock period to enter Debug Mode. The instruction being decoded during the same cycle that ``debug_req_i`` is first asserted shall not be executed before entering Debug Mode.
``debug_req_i`` is the "debug interrupt", issued by the debug module when the core should enter Debug Mode. The ``debug_req_i`` is synchronous to ``clk_i``, level sensitive and requires a minimum assertion of one clock period to enter Debug Mode.
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

The debug_req_i is synchronous to clk_i, level sensitive and requires a minimum assertion of one clock period to enter Debug Mode.

->

The debug_req_i is synchronous to clk_i and is level sensitive.

@Silabs-ArjanB Silabs-ArjanB merged commit 1567f21 into openhwgroup:master Dec 14, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Component:Doc For issues in the Documentation (e.g. for User Manual, README.md files)
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants