Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Enable multiple synchronized bitfiles in the RT engine #28

Merged
merged 12 commits into from
Jan 29, 2019
Merged

Enable multiple synchronized bitfiles in the RT engine #28

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
12 commits
Select commit Hold shift + click to select a range
f962505
Adding configuration code for multiple bitfiles
buckd Jan 16, 2019
fefe820
Actually use multi-fpga initialization code
buckd Jan 16, 2019
7595974
Add multi-fpga support for engine execution
buckd Jan 18, 2019
add47bf
Merge branch 'master' into dev/multi-bitfile-engine
buckd Jan 24, 2019
0154bd0
Fix register names when compiling APU data
buckd Jan 24, 2019
e59860e
Bump custom device version in XML
buckd Jan 24, 2019
63882d0
Revert version bump. This already happened for this feature.
buckd Jan 25, 2019
c2bfd51
Merge branch 'master' into dev/multi-bitfile-engine
buckd Jan 25, 2019
3f64a9d
Don't show compile VI during deployment (remove debugging)
buckd Jan 25, 2019
af92e50
Remove unused FPGA run VI
buckd Jan 25, 2019
9aada91
Only read the multi-fpga feature toggle from the ini key in On Load
rtzoeller Jan 28, 2019
9ddb67c
Add synchronization test for multiple FPGAs
buckd Jan 28, 2019
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
17 changes: 15 additions & 2 deletions Source/Engine Simulation Toolkit Custom Device.lvproj
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -23,6 +23,9 @@
<Property Name="server.vi.propertiesEnabled" Type="Bool">true</Property>
<Property Name="specify.custom.address" Type="Bool">false</Property>
<Item Name="Tests" Type="Folder">
<Item Name="System" Type="Folder">
<Item Name="Engine Simulation Multi FPGA System Tests.lvclass" Type="LVClass" URL="../Tests/System/Multi FPGA/Engine Simulation Multi FPGA System Tests.lvclass"/>
</Item>
<Item Name="Unit" Type="Folder">
<Item Name="Bitfile Parsing Test Case.lvclass" Type="LVClass" URL="../Tests/Unit/Bitfile Parsing Test Case/Bitfile Parsing Test Case.lvclass"/>
<Item Name="Scripting API Test Case.lvclass" Type="LVClass" URL="../Tests/Unit/Scripting API Test Case/Scripting API Test Case.lvclass"/>
Expand Down Expand Up @@ -691,11 +694,15 @@
<Item Name="Recursive File List.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/libraryn.llb/Recursive File List.vi"/>
<Item Name="List Directory and LLBs.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/libraryn.llb/List Directory and LLBs.vi"/>
<Item Name="nisyscfg.lvlib" Type="Library" URL="/&lt;vilib&gt;/nisyscfg/nisyscfg.lvlib"/>
<Item Name="NI_VS Workspace ExecutionAPI.lvlib" Type="Library" URL="/&lt;vilib&gt;/NI Veristand/Execution/Workspace/NI_VS Workspace ExecutionAPI.lvlib"/>
<Item Name="NI_VS Workspace ExecutionAPI.lvlib" Type="Library" URL="/&lt;vilib&gt;/NI VeriStand/Execution/Workspace/NI_VS Workspace ExecutionAPI.lvlib"/>
<Item Name="Is Path and Not Empty.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/file.llb/Is Path and Not Empty.vi"/>
<Item Name="Generate Temporary File Path.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/libraryn.llb/Generate Temporary File Path.vi"/>
<Item Name="System Exec.vi" Type="VI" URL="/&lt;vilib&gt;/Platform/system.llb/System Exec.vi"/>
<Item Name="MergeError.vi" Type="VI" URL="/&lt;vilib&gt;/NI Veristand/Execution/shared/MergeError.vi"/>
<Item Name="MergeError.vi" Type="VI" URL="/&lt;vilib&gt;/NI Veristand/Execution/Shared/MergeError.vi"/>
<Item Name="subTimeDelay.vi" Type="VI" URL="/&lt;vilib&gt;/express/express execution control/TimeDelayBlock.llb/subTimeDelay.vi"/>
<Item Name="UnpackedFlatVectorToMatrix.vi" Type="VI" URL="/&lt;vilib&gt;/NI Veristand/Execution/Shared/UnpackedFlatVectorToMatrix.vi"/>
<Item Name="NI_AALBase.lvlib" Type="Library" URL="/&lt;vilib&gt;/Analysis/NI_AALBase.lvlib"/>
<Item Name="PackedMatrixToFlatVector.vi" Type="VI" URL="/&lt;vilib&gt;/NI Veristand/Execution/Shared/PackedMatrixToFlatVector.vi"/>
</Item>
<Item Name="lvStorage.dll" Type="Document" URL="lvStorage.dll">
<Property Name="NI.PreserveRelativePath" Type="Bool">true</Property>
Expand Down Expand Up @@ -726,6 +733,8 @@
<Item Name="NationalInstruments.VeriStand" Type="Document" URL="NationalInstruments.VeriStand">
<Property Name="NI.PreserveRelativePath" Type="Bool">true</Property>
</Item>
<Item Name="VeriStandTestCase.lvclass" Type="LVClass" URL="../../../niveristand-custom-device-testing-tools/VeriStandTestCase/VeriStandTestCase.lvclass"/>
<Item Name="lvanlys.dll" Type="Document" URL="/&lt;resource&gt;/lvanlys.dll"/>
</Item>
<Item Name="Build Specifications" Type="Build">
<Item Name="Configuration Debug" Type="Source Distribution">
Expand Down Expand Up @@ -1028,6 +1037,7 @@
<Item Name="Dependencies" Type="Dependencies">
<Item Name="vi.lib" Type="Folder">
<Item Name="Check Special Tags.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Check Special Tags.vi"/>
<Item Name="Clear Errors.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Clear Errors.vi"/>
<Item Name="Custom Device API.lvlib" Type="Library" URL="/&lt;vilib&gt;/NI VeriStand/Custom Device API/Custom Device API.lvlib"/>
<Item Name="Custom Device Utility Library.lvlib" Type="Library" URL="/&lt;vilib&gt;/NI VeriStand/Custom Device Tools/Custom Device Utility Library/Custom Device Utility Library.lvlib"/>
<Item Name="Error Cluster From Error Code.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Error Cluster From Error Code.vi"/>
Expand Down Expand Up @@ -1238,6 +1248,7 @@ DirectoryIndex index.htm
<Item Name="Dependencies" Type="Dependencies">
<Item Name="vi.lib" Type="Folder">
<Item Name="Check Special Tags.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Check Special Tags.vi"/>
<Item Name="Clear Errors.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Clear Errors.vi"/>
<Item Name="Custom Device API.lvlib" Type="Library" URL="/&lt;vilib&gt;/NI VeriStand/Custom Device API/Custom Device API.lvlib"/>
<Item Name="Custom Device Utility Library.lvlib" Type="Library" URL="/&lt;vilib&gt;/NI VeriStand/Custom Device Tools/Custom Device Utility Library/Custom Device Utility Library.lvlib"/>
<Item Name="Error Cluster From Error Code.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Error Cluster From Error Code.vi"/>
Expand Down Expand Up @@ -1450,6 +1461,7 @@ AddOutputFilter chunkFilter
<Item Name="Dependencies" Type="Dependencies">
<Item Name="vi.lib" Type="Folder">
<Item Name="Check Special Tags.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Check Special Tags.vi"/>
<Item Name="Clear Errors.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Clear Errors.vi"/>
<Item Name="Custom Device API.lvlib" Type="Library" URL="/&lt;vilib&gt;/NI VeriStand/Custom Device API/Custom Device API.lvlib"/>
<Item Name="Custom Device Utility Library.lvlib" Type="Library" URL="/&lt;vilib&gt;/NI VeriStand/Custom Device Tools/Custom Device Utility Library/Custom Device Utility Library.lvlib"/>
<Item Name="Error Cluster From Error Code.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Error Cluster From Error Code.vi"/>
Expand Down Expand Up @@ -1643,6 +1655,7 @@ AddOutputFilter chunkFilter
<Item Name="Dependencies" Type="Dependencies">
<Item Name="vi.lib" Type="Folder">
<Item Name="Check Special Tags.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Check Special Tags.vi"/>
<Item Name="Clear Errors.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Clear Errors.vi"/>
<Item Name="Custom Device API.lvlib" Type="Library" URL="/&lt;vilib&gt;/NI VeriStand/Custom Device API/Custom Device API.lvlib"/>
<Item Name="Custom Device Utility Library.lvlib" Type="Library" URL="/&lt;vilib&gt;/NI VeriStand/Custom Device Tools/Custom Device Utility Library/Custom Device Utility Library.lvlib"/>
<Item Name="Error Cluster From Error Code.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Error Cluster From Error Code.vi"/>
Expand Down
Binary file added Source/Engine/APU 1.0 Init - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/APU 1.0 Run - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/APU 1.1 Init - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/APU 1.1 Run - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/APU 1.3 Init - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/APU 1.3 Run - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/APU 1.4 In Place Input Write Structure.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/APU 1.4 In Place Output Read Structure.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/APU 1.4 Init - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/APU 1.4 Init Master.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/APU 1.4 Read Outputs.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/APU 1.4 Run - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Analog Replay 1.0 Init - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Analog Replay 1.0 Run - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file modified Source/Engine/Close FPGA Refs - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Digital Pattern Gen 1.0 Init - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Digital Pattern Gen 1.0 Run - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Digital Pattern Gen 1.3 Init - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Digital Pattern Gen 1.3 Run - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Directional Speed 1.0 Init - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Directional Speed 1.0 Run - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
39 changes: 38 additions & 1 deletion Source/Engine/Engine Simulation Toolkit Engine.lvlib
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -19,7 +19,9 @@
<Item Name="Analog Replay 1.0 FPGA Inputs Write Node.vi" Type="VI" URL="../Analog Replay 1.0 FPGA Inputs Write Node.vi"/>
<Item Name="Analog Replay 1.0 In Place Input Write Structure.vi" Type="VI" URL="../Analog Replay 1.0 In Place Input Write Structure.vi"/>
<Item Name="Analog Replay 1.0 Init.vi" Type="VI" URL="../Analog Replay 1.0 Init.vi"/>
<Item Name="Analog Replay 1.0 Init - Multi FPGA.vi" Type="VI" URL="../Analog Replay 1.0 Init - Multi FPGA.vi"/>
<Item Name="Analog Replay 1.0 Run.vi" Type="VI" URL="../Analog Replay 1.0 Run.vi"/>
<Item Name="Analog Replay 1.0 Run - Multi FPGA.vi" Type="VI" URL="../Analog Replay 1.0 Run - Multi FPGA.vi"/>
<Item Name="Analog Replay 1.0 Voltage Scaling.vi" Type="VI" URL="../Analog Replay 1.0 Voltage Scaling.vi"/>
</Item>
</Item>
Expand All @@ -36,8 +38,10 @@
<Item Name="APU 1.0 In Place Input Write Structure.vi" Type="VI" URL="../APU 1.0 In Place Input Write Structure.vi"/>
<Item Name="APU 1.0 In Place Output Read Structure.vi" Type="VI" URL="../APU 1.0 In Place Output Read Structure.vi"/>
<Item Name="APU 1.0 Init.vi" Type="VI" URL="../APU 1.0 Init.vi"/>
<Item Name="APU 1.0 Init - Multi FPGA.vi" Type="VI" URL="../APU 1.0 Init - Multi FPGA.vi"/>
<Item Name="APU 1.0 Read Outputs.vi" Type="VI" URL="../APU 1.0 Read Outputs.vi"/>
<Item Name="APU 1.0 Run.vi" Type="VI" URL="../APU 1.0 Run.vi"/>
<Item Name="APU 1.0 Run - Multi FPGA.vi" Type="VI" URL="../APU 1.0 Run - Multi FPGA.vi"/>
<Item Name="APU 1.0 Write Inputs.vi" Type="VI" URL="../APU 1.0 Write Inputs.vi"/>
</Item>
<Item Name="1.1" Type="Folder">
Expand All @@ -47,7 +51,9 @@
<Item Name="APU 1.1 In Place Input Write Structure.vi" Type="VI" URL="../APU 1.1 In Place Input Write Structure.vi"/>
<Item Name="APU 1.1 In Place Output Read Structure.vi" Type="VI" URL="../APU 1.1 In Place Output Read Structure.vi"/>
<Item Name="APU 1.1 Init.vi" Type="VI" URL="../APU 1.1 Init.vi"/>
<Item Name="APU 1.1 Init - Multi FPGA.vi" Type="VI" URL="../APU 1.1 Init - Multi FPGA.vi"/>
<Item Name="APU 1.1 Run.vi" Type="VI" URL="../APU 1.1 Run.vi"/>
<Item Name="APU 1.1 Run - Multi FPGA.vi" Type="VI" URL="../APU 1.1 Run - Multi FPGA.vi"/>
</Item>
<Item Name="1.3" Type="Folder">
<Item Name="Types" Type="Folder">
Expand All @@ -57,19 +63,32 @@
<Item Name="APU 1.3 In Place Input Write Structure.vi" Type="VI" URL="../APU 1.3 In Place Input Write Structure.vi"/>
<Item Name="APU 1.3 In Place Output Read Structure.vi" Type="VI" URL="../APU 1.3 In Place Output Read Structure.vi"/>
<Item Name="APU 1.3 Init.vi" Type="VI" URL="../APU 1.3 Init.vi"/>
<Item Name="APU 1.3 Init - Multi FPGA.vi" Type="VI" URL="../APU 1.3 Init - Multi FPGA.vi"/>
<Item Name="APU 1.3 Run.vi" Type="VI" URL="../APU 1.3 Run.vi"/>
<Item Name="APU 1.3 Run - Multi FPGA.vi" Type="VI" URL="../APU 1.3 Run - Multi FPGA.vi"/>
</Item>
<Item Name="1.4" Type="Folder">
<Item Name="APU 1.4 In Place Input Write Structure.vi" Type="VI" URL="../APU 1.4 In Place Input Write Structure.vi"/>
<Item Name="APU 1.4 In Place Output Read Structure.vi" Type="VI" URL="../APU 1.4 In Place Output Read Structure.vi"/>
<Item Name="APU 1.4 Init - Multi FPGA.vi" Type="VI" URL="../APU 1.4 Init - Multi FPGA.vi"/>
<Item Name="APU 1.4 Init Master.vi" Type="VI" URL="../APU 1.4 Init Master.vi"/>
<Item Name="APU 1.4 Read Outputs.vi" Type="VI" URL="../APU 1.4 Read Outputs.vi"/>
<Item Name="APU 1.4 Run - Multi FPGA.vi" Type="VI" URL="../APU 1.4 Run - Multi FPGA.vi"/>
</Item>
<Item Name="APU FXP Speed to DBL Speed.vi" Type="VI" URL="../APU FXP Speed to DBL Speed.vi"/>
<Item Name="Synchronize APUs.vi" Type="VI" URL="../Synchronize APUs.vi"/>
</Item>
<Item Name="Bitfile" Type="Folder">
<Item Name="Close all FPGA refs.vi" Type="VI" URL="../Close all FPGA refs.vi"/>
<Item Name="FPGA run method.vi" Type="VI" URL="../FPGA run method.vi"/>
<Item Name="Init Bitfile.vi" Type="VI" URL="../Init Bitfile.vi"/>
<Item Name="Init Multiple Bitfiles.vi" Type="VI" URL="../Init Multiple Bitfiles.vi"/>
<Item Name="Run Bitfile.vi" Type="VI" URL="../Run Bitfile.vi"/>
<Item Name="Run Multiple Bitfiles.vi" Type="VI" URL="../Run Multiple Bitfiles.vi"/>
</Item>
<Item Name="Communication" Type="Folder">
<Item Name="Read VS FIFO.vi" Type="VI" URL="../Read VS FIFO.vi"/>
<Item Name="Write VS FIFO.vi" Type="VI" URL="../Write VS FIFO.vi"/>
<Item Name="Write VS FIFO - Multi FPGA.vi" Type="VI" URL="../Write VS FIFO - Multi FPGA.vi"/>
</Item>
<Item Name="Digital Pattern Gen" Type="Folder">
<Item Name="1.0" Type="Folder">
Expand All @@ -81,7 +100,9 @@
<Item Name="Digital Pattern Gen 1.0 FPGA Inputs Write Node.vi" Type="VI" URL="../Digital Pattern Gen 1.0 FPGA Inputs Write Node.vi"/>
<Item Name="Digital Pattern Gen 1.0 In Place Input Write Structure.vi" Type="VI" URL="../Digital Pattern Gen 1.0 In Place Input Write Structure.vi"/>
<Item Name="Digital Pattern Gen 1.0 Init.vi" Type="VI" URL="../Digital Pattern Gen 1.0 Init.vi"/>
<Item Name="Digital Pattern Gen 1.0 Init - Multi FPGA.vi" Type="VI" URL="../Digital Pattern Gen 1.0 Init - Multi FPGA.vi"/>
<Item Name="Digital Pattern Gen 1.0 Run.vi" Type="VI" URL="../Digital Pattern Gen 1.0 Run.vi"/>
<Item Name="Digital Pattern Gen 1.0 Run - Multi FPGA.vi" Type="VI" URL="../Digital Pattern Gen 1.0 Run - Multi FPGA.vi"/>
<Item Name="Digital Pattern Gen 1.0 Write Inputs.vi" Type="VI" URL="../Digital Pattern Gen 1.0 Write Inputs.vi"/>
</Item>
<Item Name="1.3" Type="Folder">
Expand All @@ -93,7 +114,9 @@
<Item Name="Digital Pattern Gen 1.3 In Place Input Write Structure.vi" Type="VI" URL="../Digital Pattern Gen 1.3 In Place Input Write Structure.vi"/>
<Item Name="Digital Pattern Gen 1.3 In Place Settings Write Structure.vi" Type="VI" URL="../Digital Pattern Gen 1.3 In Place Settings Write Structure.vi"/>
<Item Name="Digital Pattern Gen 1.3 Init.vi" Type="VI" URL="../Digital Pattern Gen 1.3 Init.vi"/>
<Item Name="Digital Pattern Gen 1.3 Init - Multi FPGA.vi" Type="VI" URL="../Digital Pattern Gen 1.3 Init - Multi FPGA.vi"/>
<Item Name="Digital Pattern Gen 1.3 Run.vi" Type="VI" URL="../Digital Pattern Gen 1.3 Run.vi"/>
<Item Name="Digital Pattern Gen 1.3 Run - Multi FPGA.vi" Type="VI" URL="../Digital Pattern Gen 1.3 Run - Multi FPGA.vi"/>
<Item Name="Digital Pattern Gen 1.3 Tooth to Edges.vi" Type="VI" URL="../Digital Pattern Gen 1.3 Tooth to Edges.vi"/>
<Item Name="Digital Pattern Gen 1.3 Validate Fault Positions.vi" Type="VI" URL="../Digital Pattern Gen 1.3 Validate Fault Positions.vi"/>
<Item Name="Digital Pattern Gen 1.3 Write Inputs.vi" Type="VI" URL="../Digital Pattern Gen 1.3 Write Inputs.vi"/>
Expand All @@ -109,7 +132,9 @@
<Item Name="Directional Speed 1.0 FPGA Inputs Write Node.vi" Type="VI" URL="../Directional Speed 1.0 FPGA Inputs Write Node.vi"/>
<Item Name="Directional Speed 1.0 In Place Input Write Structure.vi" Type="VI" URL="../Directional Speed 1.0 In Place Input Write Structure.vi"/>
<Item Name="Directional Speed 1.0 Init.vi" Type="VI" URL="../Directional Speed 1.0 Init.vi"/>
<Item Name="Directional Speed 1.0 Init - Multi FPGA.vi" Type="VI" URL="../Directional Speed 1.0 Init - Multi FPGA.vi"/>
<Item Name="Directional Speed 1.0 Run.vi" Type="VI" URL="../Directional Speed 1.0 Run.vi"/>
<Item Name="Directional Speed 1.0 Run - Multi FPGA.vi" Type="VI" URL="../Directional Speed 1.0 Run - Multi FPGA.vi"/>
<Item Name="Directional Speed 1.0 Write Inputs.vi" Type="VI" URL="../Directional Speed 1.0 Write Inputs.vi"/>
</Item>
</Item>
Expand All @@ -121,7 +146,9 @@
</Item>
<Item Name="Event Timing Capture 1.0 In Place Output Read Structure.vi" Type="VI" URL="../Event Timing Capture 1.0 In Place Output Read Structure.vi"/>
<Item Name="Event Timing Capture 1.0 Init.vi" Type="VI" URL="../Event Timing Capture 1.0 Init.vi"/>
<Item Name="Event Timing Capture 1.0 Init - Multi FPGA.vi" Type="VI" URL="../Event Timing Capture 1.0 Init - Multi FPGA.vi"/>
<Item Name="Event Timing Capture 1.0 Run.vi" Type="VI" URL="../Event Timing Capture 1.0 Run.vi"/>
<Item Name="Event Timing Capture 1.0 Run - Multi FPGA.vi" Type="VI" URL="../Event Timing Capture 1.0 Run - Multi FPGA.vi"/>
</Item>
</Item>
<Item Name="Measure" Type="Folder">
Expand All @@ -132,15 +159,19 @@
</Item>
<Item Name="Event Timing Measure 1.0 In Place Output Read Structure.vi" Type="VI" URL="../Event Timing Measure 1.0 In Place Output Read Structure.vi"/>
<Item Name="Event Timing Measure 1.0 Init.vi" Type="VI" URL="../Event Timing Measure 1.0 Init.vi"/>
<Item Name="Event Timing Measure 1.0 Init - Multi FPGA.vi" Type="VI" URL="../Event Timing Measure 1.0 Init - Multi FPGA.vi"/>
<Item Name="Event Timing Measure 1.0 Run.vi" Type="VI" URL="../Event Timing Measure 1.0 Run.vi"/>
<Item Name="Event Timing Measure 1.0 Run - Multi FPGA.vi" Type="VI" URL="../Event Timing Measure 1.0 Run - Multi FPGA.vi"/>
</Item>
<Item Name="1.1" Type="Folder">
<Item Name="Types" Type="Folder">
<Item Name="Event Timing Measure 1.1 Settings Ref.ctl" Type="VI" URL="../Event Timing Measure 1.1 Settings Ref.ctl"/>
</Item>
<Item Name="Event Timing Measure 1.1 In Place Output Read Structure.vi" Type="VI" URL="../Event Timing Measure 1.1 In Place Output Read Structure.vi"/>
<Item Name="Event Timing Measure 1.1 Init.vi" Type="VI" URL="../Event Timing Measure 1.1 Init.vi"/>
<Item Name="Event Timing Measure 1.1 Init - Multi FPGA.vi" Type="VI" URL="../Event Timing Measure 1.1 Init - Multi FPGA.vi"/>
<Item Name="Event Timing Measure 1.1 Run.vi" Type="VI" URL="../Event Timing Measure 1.1 Run.vi"/>
<Item Name="Event Timing Measure 1.1 Run - Multi FPGA.vi" Type="VI" URL="../Event Timing Measure 1.1 Run - Multi FPGA.vi"/>
</Item>
</Item>
</Item>
Expand All @@ -154,7 +185,9 @@
<Item Name="Knock Cylinder 1.0 FPGA Inputs Write Node.vi" Type="VI" URL="../Knock Cylinder 1.0 FPGA Inputs Write Node.vi"/>
<Item Name="Knock Cylinder 1.0 In Place Input Write Structure.vi" Type="VI" URL="../Knock Cylinder 1.0 In Place Input Write Structure.vi"/>
<Item Name="Knock Cylinder 1.0 Init.vi" Type="VI" URL="../Knock Cylinder 1.0 Init.vi"/>
<Item Name="Knock Cylinder 1.0 Init - Multi FPGA.vi" Type="VI" URL="../Knock Cylinder 1.0 Init - Multi FPGA.vi"/>
<Item Name="Knock Cylinder 1.0 Run.vi" Type="VI" URL="../Knock Cylinder 1.0 Run.vi"/>
<Item Name="Knock Cylinder 1.0 Run - Multi FPGA.vi" Type="VI" URL="../Knock Cylinder 1.0 Run - Multi FPGA.vi"/>
<Item Name="Knock Cylinder 1.0 Write Inputs.vi" Type="VI" URL="../Knock Cylinder 1.0 Write Inputs.vi"/>
</Item>
</Item>
Expand All @@ -167,7 +200,9 @@
<Item Name="Knock Sensor 1.0 FPGA Inputs Write Node.vi" Type="VI" URL="../Knock Sensor 1.0 FPGA Inputs Write Node.vi"/>
<Item Name="Knock Sensor 1.0 In Place Input Write Structure.vi" Type="VI" URL="../Knock Sensor 1.0 In Place Input Write Structure.vi"/>
<Item Name="Knock Sensor 1.0 Init.vi" Type="VI" URL="../Knock Sensor 1.0 Init.vi"/>
<Item Name="Knock Sensor 1.0 Init - Multi FPGA.vi" Type="VI" URL="../Knock Sensor 1.0 Init - Multi FPGA.vi"/>
<Item Name="Knock Sensor 1.0 Run.vi" Type="VI" URL="../Knock Sensor 1.0 Run.vi"/>
<Item Name="Knock Sensor 1.0 Run - Multi FPGA.vi" Type="VI" URL="../Knock Sensor 1.0 Run - Multi FPGA.vi"/>
<Item Name="Knock Sensor 1.0 Write Inputs.vi" Type="VI" URL="../Knock Sensor 1.0 Write Inputs.vi"/>
</Item>
</Item>
Expand All @@ -177,6 +212,7 @@
<Item Name="Status Run.vi" Type="VI" URL="../Status Run.vi"/>
</Item>
<Item Name="Types" Type="Folder">
<Item Name="FPGA Master ref.ctl" Type="VI" URL="../FPGA Master ref.ctl"/>
<Item Name="FPGA Refs.ctl" Type="VI" URL="../FPGA Refs.ctl"/>
<Item Name="RT Data.ctl" Type="VI" URL="../RT Data.ctl"/>
</Item>
Expand All @@ -192,6 +228,7 @@
<Item Name="Execute Engine - Multi FPGA.vi" Type="VI" URL="../Execute Engine - Multi FPGA.vi"/>
<Item Name="Execute Engine Wrapper.vi" Type="VI" URL="../Execute Engine Wrapper.vi"/>
<Item Name="Init Unused IP.vi" Type="VI" URL="../Init Unused IP.vi"/>
<Item Name="Init Unused IP - Multi FPGA.vi" Type="VI" URL="../Init Unused IP - Multi FPGA.vi"/>
<Item Name="Initialize Engine - Multi FPGA.vi" Type="VI" URL="../Initialize Engine - Multi FPGA.vi"/>
<Item Name="Initialize Engine - Single FPGA.vi" Type="VI" URL="../Initialize Engine - Single FPGA.vi"/>
<Item Name="Initialize ESTE.vi" Type="VI" URL="../Initialize ESTE.vi"/>
Expand Down
Binary file added Source/Engine/Event Timing Capture 1.0 Init - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Event Timing Capture 1.0 Run - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Event Timing Measure 1.0 Init - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Event Timing Measure 1.0 Run - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Event Timing Measure 1.1 Init - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Event Timing Measure 1.1 Run - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file modified Source/Engine/Execute Engine - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/FPGA Master ref.ctl
View file
Open in desktop
Binary file not shown.
Binary file removed Source/Engine/FPGA run method.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Init Multiple Bitfiles.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Init Unused IP - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file modified Source/Engine/Initialize Engine - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Knock Cylinder 1.0 Init - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Knock Cylinder 1.0 Run - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Knock Sensor 1.0 Init - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Knock Sensor 1.0 Run - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file modified Source/Engine/RT Data.ctl
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Run Multiple Bitfiles.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Synchronize APUs.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/Engine/Write VS FIFO - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file modified Source/Shared/1.4 APU Engine Data.ctl
View file
Open in desktop
Binary file not shown.
Binary file modified Source/System Explorer/APU Page Wrapper.vi
View file
Open in desktop
Binary file not shown.
Binary file modified Source/System Explorer/Analog Replays Page Wrapper.vi
View file
Open in desktop
Binary file not shown.
Binary file modified Source/System Explorer/Compile APU 1.4 Data.vi
View file
Open in desktop
Binary file not shown.
Binary file modified Source/System Explorer/Compile Feature Toggles.vi
View file
Open in desktop
Binary file not shown.
Binary file modified Source/System Explorer/Digital Patterns Page Wrapper.vi
View file
Open in desktop
Binary file not shown.
Binary file modified Source/System Explorer/Directional Speed Sensor Page Wrapper.vi
View file
Open in desktop
Binary file not shown.
Binary file modified Source/System Explorer/Directional Speed Sensors Page Wrapper.vi
View file
Open in desktop
Binary file not shown.
2 changes: 1 addition & 1 deletion Source/System Explorer/Engine Simulation Toolkit System Explorer.lvlib
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -310,7 +310,7 @@
<Item Name="Get Available IP List.vi" Type="VI" URL="../Get Available IP List.vi"/>
<Item Name="Get Bitfile Version.vi" Type="VI" URL="../Get Bitfile Version.vi"/>
<Item Name="Hide_Show Controls.vi" Type="VI" URL="../Hide_Show Controls.vi"/>
<Item Name="Feature Toggle Page.vi" Type="VI" URL="../Feature Toggle Page.vi"/>
<Item Name="Persistent Feature Toggle Page.vi" Type="VI" URL="../Persistent Feature Toggle Page.vi"/>
<Item Name="Host Page In Panel.vi" Type="VI" URL="../Host Page In Panel.vi"/>
<Item Name="Add Bitfile Dialog.vi" Type="VI" URL="../Add Bitfile Dialog.vi"/>
<Item Name="Enable Disable Bitfile Buttons.vi" Type="VI" URL="../Enable Disable Bitfile Buttons.vi"/>
Expand Down
Binary file removed Source/System Explorer/Feature Toggle Page.vi
View file
Open in desktop
Binary file not shown.
Binary file modified Source/System Explorer/Knock Sensor Page Wrapper.vi
View file
Open in desktop
Binary file not shown.
Binary file modified Source/System Explorer/Knock Sensors Page Wrapper.vi
View file
Open in desktop
Binary file not shown.
Binary file modified Source/System Explorer/Main On Compile Action VI - Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file modified Source/System Explorer/Main On Compile Action VI Wrapper.vi
View file
Open in desktop
Binary file not shown.
Binary file modified Source/System Explorer/Main Page Wrapper.vi
View file
Open in desktop
Binary file not shown.
Binary file modified Source/System Explorer/Mutate Multi FPGA.vi
View file
Open in desktop
Binary file not shown.
Binary file added Source/System Explorer/Persistent Feature Toggle Page.vi
View file
Open in desktop
Binary file not shown.
Binary file modified Source/System Explorer/Timing Measurement Page Wrapper.vi
View file
Open in desktop
Binary file not shown.
Binary file modified Source/System Explorer/Timing Page Wrapper.vi
View file
Open in desktop
Binary file not shown.
Loading