We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Currently 64-bit atomic<T> on x86 uses _InterlockedCompareExchange64 for any store operation, even for memory_order_relaxed.
atomic<T>
_InterlockedCompareExchange64
store
memory_order_relaxed
Whereas for load it uses __iso_volatile_load64 intrinsic.
load
__iso_volatile_load64
__iso_volatile_store64 appears to be working on x86. Though it was blamed to cause ICE in revision bb746ac.
__iso_volatile_store64
Clarify the status of __iso_volatile_store64 on x86 and use it if it is possible.
The text was updated successfully, but these errors were encountered:
microsoft#651, for 64 bit type on x86 __iso_volatile_store64
618ec58
without complier barrier for memory_order_relaxed, with complier barrier for memory_order_release, other orders unchanged.
Unblocked part of microsoft#651
68fc4d5
Successfully merging a pull request may close this issue.
Currently 64-bit
atomic<T>
on x86 uses_InterlockedCompareExchange64
for anystore
operation, even formemory_order_relaxed
.Whereas for
load
it uses__iso_volatile_load64
intrinsic.__iso_volatile_store64
appears to be working on x86. Though it was blamed to cause ICE in revision bb746ac.Clarify the status of
__iso_volatile_store64
on x86 and use it if it is possible.The text was updated successfully, but these errors were encountered: