Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Incorrect ADC measurement in STM32L0 low frequency system clock (2MHz) #266

Closed
dhineshkumarmcci opened this issue Oct 24, 2020 · 0 comments
Assignees
Labels

Comments

@dhineshkumarmcci
Copy link
Member

On reading the ADC values for Vbat and Vbus, the output values are wrong for 2 MHz with the latest changes in CatenaStn32L0_ReadAnalog.cpp.

With this change, it works good for all other frequencies.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

No branches or pull requests

2 participants