Skip to content

Commit

Permalink
Addressing review comments
Browse files Browse the repository at this point in the history
  • Loading branch information
AnastasiyaChernikova committed May 17, 2024
1 parent 3d4fba7 commit 10d4f37
Show file tree
Hide file tree
Showing 2 changed files with 4 additions and 6 deletions.
4 changes: 4 additions & 0 deletions llvm/tools/llvm-exegesis/lib/RISCV/Target.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -375,9 +375,13 @@ void ExegesisRISCVTarget::processInstructionReservedRegs(

switch (IT.getOpcode()) {
case RISCV::C_ADDI16SP:
case RISCV::C_ADDI4SPN:
AssignedValue = MCOperand::createReg(RISCV::X2);
break;
case RISCV::C_ADDI_NOP:
case RISCV::C_LI_HINT:
case RISCV::C_LUI_HINT:
case RISCV::C_MV_HINT:
case RISCV::C_ADD_HINT:
case RISCV::C_SLLI_HINT:
AssignedValue = MCOperand::createReg(RISCV::X0);
Expand Down
6 changes: 0 additions & 6 deletions llvm/tools/llvm-exegesis/lib/SerialSnippetGenerator.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -57,12 +57,6 @@ computeAliasingInstructions(const LLVMState &State, const Instruction *Instr,
continue;
const Instruction &OtherInstr = State.getIC().getInstr(OtherOpcode);
const MCInstrDesc &OtherInstrDesc = OtherInstr.Description;
// Ignore instructions that we cannot run.
if (OtherInstrDesc.isPseudo() || OtherInstrDesc.usesCustomInsertionHook() ||
OtherInstrDesc.isBranch() || OtherInstrDesc.isIndirectBranch() ||
OtherInstrDesc.isCall() || OtherInstrDesc.isReturn()) {
continue;
}
if (OtherInstr.hasMemoryOperands())
continue;
if (!ET.allowAsBackToBack(OtherInstr))
Expand Down

0 comments on commit 10d4f37

Please sign in to comment.