developped in 2019, march
This project is a simply generator for VHDL files used in a programming software like Quartus II in order to design FPGA.
The interface allows you to generate ENTITY part and import some components in TOP_lEVEL file
-
Notifications
You must be signed in to change notification settings - Fork 0
leomlr/VHDL-files-generator
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published