Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

main_to_clock #4

Open
wants to merge 1,545 commits into
base: clock
Choose a base branch
from
Open

main_to_clock #4

wants to merge 1,545 commits into from

Conversation

kedziorno
Copy link
Owner

No description provided.

rloc_rc - wip - h_set probe,luts in chain on X with step 12 and Y8
wbj - uart - add u9 module from sch
wbj - uart - wip - ic_74htc193 add gates, syn ok
…k and we have something strange count

wbj - uart - wip - ic_74htc193 fix warning
wbj - uart - ic_74htc193 implement tcu tcd output

wbj - uart - ic_74htc193 add nand5 gate

wbj - uart - add 74hct00

wbj - uart - ic_74htc193 disable ibuf
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant