Skip to content
View itsubaidrehman's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report itsubaidrehman

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. RTL-Designs RTL-Designs Public

    Verilog

  2. RV32I-Pipelined-processor RV32I-Pipelined-processor Public

    5 stages pipelined processor

    Verilog 1

  3. RISC-V_arch_test RISC-V_arch_test Public

    This repository contains the risc-v assembly to perform mode switches, configuring Phycial memory protection regions, implementing sv32 Virtual memory.

    Assembly 1

  4. AHB3Slave_verification AHB3Slave_verification Public

    Layered Testbench environment for AHB3slave verification

    SystemVerilog

  5. riscv-arch-test riscv-arch-test Public

    Forked from riscv-non-isa/riscv-arch-test

    Assembly

  6. sail-riscv sail-riscv Public

    Forked from riscv/sail-riscv

    Sail RISC-V model

    Coq