-
Notifications
You must be signed in to change notification settings - Fork 631
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[LLVMCPU] Enable tileDispatchUsingForall as default #18777
Conversation
f04f7e5
to
b8eeba4
Compare
// TODO: Enable grouped convolution and depth wise pooling fusion. | ||
// Rightnow, this is going through the default CPU pipeline and not through | ||
// CONVTilingExpert. | ||
if (isa<linalg::Conv2DNgchwFgchwOp, linalg::Conv2DNgchwGfchwOp, | ||
linalg::PoolingNdhwcSumOp>(producer)) { | ||
return false; | ||
} |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Do we have an issue for this?
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
These originate from some onnx models. I will file an issue.
@ScottTodd This patch enables some of the tests in |
These xfails start passing as a part of iree-org/iree#18777 commit.
For onnx ops? I'm actually thinking about removing all the xfails for onnx ops in the iree-org/iree-test-suites repo, so we don't have tracking in two places: iree-org/iree-test-suites#35. This repo should definitely update the config file(s). |
Signed-off-by: Elias Joseph <[email protected]>
Add an additional level of tiling, aka vector parallel to the CPU default pipeline. Some of the linalg op that is not specialized through any pipeline may hit a bufferization issue if passed through the default pipeline. Adding an extra level of tiling takes care of such cases. Removes some ops (disabled for producer fusion) from dispatch Region creation. They were added in #18777 . For more info: #18900
Add an additional level of tiling, aka vector parallel to the CPU default pipeline. Some of the linalg op that is not specialized through any pipeline may hit a bufferization issue if passed through the default pipeline. Adding an extra level of tiling takes care of such cases. Removes some ops (disabled for producer fusion) from dispatch Region creation. They were added in iree-org#18777 . For more info: iree-org#18900
Add an additional level of tiling, aka vector parallel to the CPU default pipeline. Some of the linalg op that is not specialized through any pipeline may hit a bufferization issue if passed through the default pipeline. Adding an extra level of tiling takes care of such cases. Removes some ops (disabled for producer fusion) from dispatch Region creation. They were added in iree-org#18777 . For more info: iree-org#18900 Signed-off-by: Giacomo Serafini <[email protected]>
No description provided.