forked from pmonta/FPGA-netlist-tools
-
Notifications
You must be signed in to change notification settings - Fork 0
Tools for emulating transistor-level netlists on FPGAs
License
ikorb/FPGA-netlist-tools
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
Tools for translating transistor netlists to HDL in a style that supports switch-level emulation. To run the apple1basic demo, install verilator and then do a "make demo". The verilator translation and C++ compile will take several minutes, and the apple1basic code, the statement "PRINT 1234/7", will take an additional several minutes before the response is given on the console. See verilator/sim_main.cpp for the simulation code. The 6502 model itself is in verilog/chip_6502.v.
About
Tools for emulating transistor-level netlists on FPGAs
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- JavaScript 65.9%
- Verilog 30.9%
- Python 2.3%
- Assembly 0.5%
- Objective-C 0.3%
- C++ 0.1%