Skip to content

Commit

Permalink
Merge pull request #80 from foostan/update-light
Browse files Browse the repository at this point in the history
Preparation for corne light v2
  • Loading branch information
foostan authored Nov 13, 2020
2 parents 9abe91a + 9480256 commit 561eb81
Show file tree
Hide file tree
Showing 19 changed files with 37,254 additions and 32,922 deletions.
10 changes: 10 additions & 0 deletions .github/workflows/release-corne-light.yml
Original file line number Diff line number Diff line change
Expand Up @@ -32,13 +32,23 @@ jobs:
dir: plates/pcb/bottom/gerber
board: plates/pcb/bottom/corne-bottom-plate.kicad_pcb
schema: plates/pcb/bottom/corne-bottom-plate.sch
- name: Export top-alps plate gerber
uses: nerdyscout/[email protected]
with:
config: .kiplot.yml
dir: plates/pcb/top-alps/gerber
board: plates/pcb/top-alps/corne-top-plate.kicad_pcb
schema: plates/pcb/top-alps/corne-top-plate.sch

- name: Zip Gerber files
run: |
zip -r --junk-paths corne-light-gerber.zip corne-light/gerber
zip -r --junk-paths plates-top-gerber.zip plates/pcb/top/gerber
zip -r --junk-paths plates-top-alps-gerber.zip plates/pcb/top-alps/gerber
zip -r --junk-paths plates-bottom-gerber.zip plates/pcb/bottom/gerber
zip -r --junk-paths plates.zip plates/common
zip -r --junk-paths plates-alps.zip plates/alps
zip -r --junk-paths plates-mini.zip plates/mini
- name: Release to GiHub
uses: softprops/action-gh-release@v1
Expand Down
7,644 changes: 3,718 additions & 3,926 deletions corne-light/pcb/corne-light.kicad_pcb

Large diffs are not rendered by default.

15 changes: 13 additions & 2 deletions corne-light/pcb/corne-light.pro
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
update=2020 October 13, Tuesday 22:02:25
update=2020 October 19, Monday 00:38:12
version=1
last_client=kicad
[cvpcb]
Expand Down Expand Up @@ -68,7 +68,7 @@ OthersTextUpright=1
SolderMaskClearance=0.2
SolderMaskMinWidth=0
SolderPasteClearance=0
SolderPasteRatio=0
SolderPasteRatio=-0
[pcbnew/Layer.F.Cu]
Name=F.Cu
Type=0
Expand Down Expand Up @@ -247,3 +247,14 @@ uViaDrill=0.1
dPairWidth=0.2
dPairGap=0.25
dPairViaGap=0.25
[pcbnew/Netclasses/1]
Name=Min
Clearance=1e-05
TrackWidth=0.2
ViaDiameter=0.4
ViaDrill=0.3
uViaDiameter=0.2
uViaDrill=0.1
dPairWidth=0.2
dPairGap=1e-05
dPairViaGap=0.25
Loading

0 comments on commit 561eb81

Please sign in to comment.