Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Bugfix Verilog header template #67

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Bugfix Verilog header template #67

wants to merge 1 commit into from

Commits on Aug 29, 2024

  1. Bugfix Verilog header template 

    The Verilog header generation was using the register address instead of the bitfield mask, meaning that the *_MASK constants were not usable.
    @benjjuk
    benjjuk authored Aug 29, 2024
    Configuration menu
    Copy the full SHA
    e10cbf3 View commit details
    Browse the repository at this point in the history