Skip to content

Commit

Permalink
Some typo fixes regarding ESP / RiscV files
Browse files Browse the repository at this point in the history
  • Loading branch information
akauppi authored and erhankur committed Jan 22, 2024
1 parent 32a28b1 commit c2f2cb8
Show file tree
Hide file tree
Showing 3 changed files with 4 additions and 5 deletions.
1 change: 0 additions & 1 deletion README
Original file line number Diff line number Diff line change
Expand Up @@ -122,7 +122,6 @@ Debug targets
ARM: AArch64, ARM11, ARM7, ARM9, Cortex-A/R (v7-A/R), Cortex-M (ARMv{6/7/8}-M),
FA526, Feroceon/Dragonite, XScale.
ARCv2, AVR32, DSP563xx, DSP5680xx, EnSilica eSi-RISC, EJTAG (MIPS32, MIPS64),
ESP32, ESP32-S2, ESP32-S3, ESP32-C2, ESP32-C3, ESP32-C6, ESP32-H2, ESP32-P4
Intel Quark, LS102x-SAP, RISC-V, ST STM8, Xtensa.

Flash drivers
Expand Down
6 changes: 3 additions & 3 deletions espressif.md
Original file line number Diff line number Diff line change
Expand Up @@ -2,13 +2,13 @@

## OpenOCD Configuration Variables

Espressif specific functionality of OpenOCD can be controled using configuration variables which can be set on the command line via option `-c`:
Espressif specific functionality of OpenOCD can be controlled using configuration variables which can be set on the command line via option `-c`:

`openocd -c 'set ESP_RTOS none' -f board/esp32-wrover-kit-3.3v.cfg`

### Common Options

The folowing configuration variables are common for all Espressif chips:
The following configuration variables are common for all Espressif chips:
* `ESP_RTOS` - the name of RTOS running on the target. Default is 'FreeRTOS'. To disable OS support (for bare metal system) use 'none'.
* `ESP_FLASH_SIZE` - size of the chip's flash. Default is 'auto'. To disable flash functionality set to '0'.
* `ESP_SEMIHOST_BASEDIR` - base dir for semihosting I/O. Default is OpenOCD's current working directory.
Expand All @@ -17,7 +17,7 @@ The folowing configuration variables are common for all Espressif chips:

### ESP32 Options

The folowing configuration variables are common for ESP32 family chips:
The following configuration variables are common for ESP32 family chips:
* `ESP32_FLASH_VOLTAGE` - tell OpenOCD which SPI flash voltage is used by the board (3.3 or 1.8)
The TDI pin of ESP32 is also a bootstrap pin that selects the voltage the SPI flash
chip runs at. When a hard reset happens (e.g. because someone switches the board off
Expand Down
2 changes: 1 addition & 1 deletion src/target/riscv/riscv-013.c
Original file line number Diff line number Diff line change
Expand Up @@ -3837,7 +3837,7 @@ static int read_memory_progbuf_inner_extract_batch_data(struct target *target,

/**
* This function reads a batch of elements from memory.
* Prior to calling this function the folowing conditions should be met:
* Prior to calling this function the following conditions should be met:
* - Appropriate program loaded to program buffer.
* - DM_ABSTRACTAUTO_AUTOEXECDATA is set.
*/
Expand Down

0 comments on commit c2f2cb8

Please sign in to comment.