Skip to content

Commit

Permalink
Add IDL modules (#569) (#574)
Browse files Browse the repository at this point in the history
Signed-off-by: JLBuenoLopez-eProsima <[email protected]>
(cherry picked from commit 3d4a582)

Co-authored-by: José Luis Bueno López <[email protected]>
  • Loading branch information
mergify[bot] and JLBuenoLopez authored Dec 12, 2023
1 parent 1d224d6 commit e6a041e
Showing 1 changed file with 6 additions and 0 deletions.
6 changes: 6 additions & 0 deletions docs/fastddsgen/dataTypes/dataTypes.rst
Original file line number Diff line number Diff line change
Expand Up @@ -330,6 +330,12 @@ If omitted, it will be 32 bits.
For each ``flag``, the user can use the annotation ``position`` to define the position of the flag.
If omitted, it will be auto incremented from the last defined flag, starting at 0.

Modules
^^^^^^^

In order to avoid collision between variable names, modules can be defined within the IDL file.
A module would be converted into a namespace in C++.

Data types with a key
^^^^^^^^^^^^^^^^^^^^^

Expand Down

0 comments on commit e6a041e

Please sign in to comment.