dts: arm: st: h5: add Ethernet

add Ethernet for STMH563ZI Signed-off-by: Marc Desvaux <[email protected]>
coreboot · Jul 7, 2023 · be7db19 · be7db19
1 parent 0bfad25
commit be7db19
Show file tree

Hide file tree

Showing 2 changed files with 27 additions and 2 deletions.
diff --git a/dts/arm/st/h5/stm32h5.dtsi b/dts/arm/st/h5/stm32h5.dtsi
@@ -461,6 +461,17 @@
 			status = "disabled";
 		};
 
+		mac: ethernet@40028000 {
+			compatible = "st,stm32-ethernet";
+			reg = <0x40028000 0x8000>;
+			interrupts = <106 0>;
+			clock-names = "stmmaceth", "mac-clk-tx", "mac-clk-rx";
+			clocks = <&rcc STM32_CLOCK_BUS_AHB1 0x00080000>,
+				 <&rcc STM32_CLOCK_BUS_AHB1 0x00100000>,
+				 <&rcc STM32_CLOCK_BUS_AHB1 0x00200000>;
+			status = "disabled";
+		};
+
 		gpdma1: dma@40020000 {
 			compatible = "st,stm32u5-dma";
 			#dma-cells = <3>;

diff --git a/dts/arm/st/h5/stm32h563Xi.dtsi b/dts/arm/st/h5/stm32h563Xi.dtsi
@@ -8,8 +8,22 @@
 #include <st/h5/stm32h563.dtsi>
 
 / {
-	sram0: memory@20000000 {
-		reg = <0x20000000 DT_SIZE_K(640)>;
+	sram1: memory@20000000 {
+		compatible = "zephyr,memory-region", "mmio-sram";
+		reg = <0x20000000 DT_SIZE_K(256)>;
+		zephyr,memory-region = "SRAM1";
+	};
+
+	sram2: memory@20040000 {
+		compatible = "zephyr,memory-region", "mmio-sram";
+		reg = <0x20040000 DT_SIZE_K(64)>;
+		zephyr,memory-region = "SRAM2";
+	};
+
+	sram3: memory@20050000 {
+		compatible = "zephyr,memory-region", "mmio-sram";
+		reg = <0x20050000 DT_SIZE_K(320)>;
+		zephyr,memory-region = "SRAM3";
 	};
 
 	soc {