Skip to content

Issues: chipsalliance/t1

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

18 Open 15 Closed
18 Open 15 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Refactor floating modules with DWBB in place of hardfloat
#968 opened Feb 8, 2025 by unlsycn
RFCs: refactor the t1 and ci script
#935 opened Jan 9, 2025 by Avimitin
Design of Profiler
#770 opened Sep 7, 2024 by FanShupei
1 of 6 tasks
Request review of cross-lane design and documentation
#674 opened Jul 17, 2024 by Lucas-Wye
Request some helper scripts
#540 opened Apr 22, 2024 by sequencer
IP Emulator should set CSR for performance evaulation.
#521 opened Apr 14, 2024 by sequencer
@SharzyL
Difference in generated results between Serialization Flow and Binder Framework bug Something isn't working
#489 opened Mar 29, 2024 by SpriteOvO
New verification framework
#394 opened Dec 29, 2023 by sequencer
the benchmark of t1
#346 opened Nov 10, 2023 by zhao-denghui
4
Object Model Support
#343 opened Nov 8, 2023 by sequencer
Documentation
#339 opened Nov 6, 2023 by sequencer
2
Migrate mill generated emulator to nix
#336 opened Oct 31, 2023 by sequencer
[buddy] The last step to achieve deep learning model e2e inference in vector repo
#262 opened Jul 16, 2023 by xlinsist
1
llvm.sdiv results in ld.lld error: undefined symbol __divdi3
#261 opened Jul 15, 2023 by xlinsist
1
Will setting different lmul result in obvious performance difference?
#237 opened Jun 15, 2023 by xlinsist
@SharzyL
5
Errors occur when modify axpy-masked.mlir in some ways
#232 opened Jun 1, 2023 by xlinsist
1
perf: lane vrf-alu-vrf operations not pipelined
#223 opened May 1, 2023 by SharzyL
perf: load -> arithmetic chaining not working
#217 opened Apr 24, 2023 by SharzyL
@qinjun-li
ProTip! Exclude everything labeled bug with -label:bug.