main

Build(deps): Bump third_party/ibex from `87dfd07` to `591c381` #6119

Job	Run time
Build tools	10m 32s
Emit Workflow Info	0s
Build Synlig Release	17m 9s
Build Plugin	17m 5s
Build Synlig (ASAN)	17m 31s
Style check	1m 43s
Build Package	18m 23s
Build PySynlig	20m 28s
Verify README Correctness (Installation From Sources)	43m 5s
Large Designs Tests / Ibex (F4PGA synthesis)	5m 22s
Formal Verification Tests / simple	17m 11s
Large Designs Tests / Opentitan 9d82960888 (synthesis)	32m 11s
Formal Verification Tests / sv2v	17m 3s
Large Designs Tests / Black Parrot (ASIC synthesis)	40m 1s
Formal Verification Tests / yosys	14m 15s
Large Designs Tests / Black Parrot (AMD (Xilinx) FPGA synthesis)	16m 2s
Large Designs Tests / Black Parrot (AMD (Xilinx) with PySynlig)	40m 35s
Large Designs Tests / Ibex (Vivado synthesis)	2m 46s
Large Designs Tests / Opentitan parsing (full/top-down)	11m 52s
Large Designs Tests / Opentitan parsing (quick)	5m 0s
Large Designs Tests / Opentitan (synthesis)	1h 0m 46s
Large Designs Tests / VeeR-EH1 (synthesis)	4m 59s
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs	6m 22s
Parsing Tests / Test read_systemverilog release	4m 27s
Parsing Tests / Test read_uhdm release	4m 8s
Parsing Tests / Test read_systemverilog plugin	4m 39s
Parsing Tests / Test read_uhdm plugin	4m 14s
Parsing Tests / Test read_systemverilog asan	36m 24s
Parsing Tests / Test read_uhdm asan	25m 37s
Parsing Tests / Summary Generation	1m 46s
Parsing Tests / Generate AST diff	1m 42s
Release Package	0s
Verify README Correctness (Download And Run Release)	0s
	8h 23m 18s

Provide feedback