main

Build(deps): Bump third_party/black_parrot from `65c7db6` to `dacdc9a` #6117

Job	Run time
Emit Workflow Info	0s
Build Synlig Release	17m 56s
Build Plugin	17m 22s
Build Synlig (ASAN)	22m 12s
Style check	1m 25s
Build Package	17m 33s
Build PySynlig	21m 51s
Build tools	10m 58s
Verify README Correctness (Installation From Sources)	41m 58s
Formal Verification Tests / simple	15m 38s
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs	6m 25s
Formal Verification Tests / sv2v	14m 40s
Large Designs Tests / Ibex (Vivado synthesis)	6m 49s
Formal Verification Tests / yosys	13m 2s
Large Designs Tests / Ibex (F4PGA synthesis)	12m 18s
Large Designs Tests / Black Parrot (AMD (Xilinx) FPGA synthesis)	2m 53s
Parsing Tests / Test read_systemverilog release	4m 31s
Large Designs Tests / Opentitan 9d82960888 (synthesis)	27m 35s
Parsing Tests / Test read_uhdm release	4m 16s
Large Designs Tests / Opentitan parsing (full/top-down)	15m 14s
Parsing Tests / Test read_systemverilog plugin	4m 48s
Large Designs Tests / Opentitan parsing (quick)	5m 54s
Parsing Tests / Test read_uhdm plugin	4m 53s
Large Designs Tests / Opentitan (synthesis)	1h 7m 50s
Parsing Tests / Test read_systemverilog asan	36m 16s
Large Designs Tests / VeeR-EH1 (synthesis)	5m 48s
Parsing Tests / Test read_uhdm asan	25m 45s
Large Designs Tests / Black Parrot (AMD (Xilinx) with PySynlig)	4m 4s
Large Designs Tests / Black Parrot (ASIC synthesis)	3m 49s
Parsing Tests / Summary Generation	1m 48s
Parsing Tests / Generate AST diff	1m 46s
Release Package	0s
Verify README Correctness (Download And Run Release)	0s
	7h 17m 17s

Provide feedback