-
Notifications
You must be signed in to change notification settings - Fork 1.1k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Bind Verilog path with EICG_wrapper #2969
Conversation
|
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
See #1981 (comment)
I personally wanna have this PR. So maybe another trade-off is providing an CDE configuration and set EICG_wrapper to empty by default to resolve @aswaterman's concern.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I'll leave this to y'all to decide.
Thanks @aswaterman :) |
I found the EICG_wrapper.v file was not copied to the build directory automatically, the original flow works because it uses rc_resource_dir as the include path.