Skip to content
Nightly Release

Nightly Release #530

Sign in to view logs

Nightly Release

Nightly Release #530

Run time

Learn about OS pricing on GitHub Actions
Job Run time
Find Latest Release
28s
Find Latest Release
17s
sw-emulator Suite (itrng, nolog) / build_and_test
20m 31s
sw-emulator Suite (itrng, log) / build_and_test
21m 28s
sw-emulator Suite (etrng, log)
0s
sw-emulator Suite (etrng, nolog)
0s
FPGA Suite (1.0, itrng, log) / build_test_binaries
3m 38s
FPGA Suite (1.0, etrng, nolog) / check_cache
21s
FPGA Suite (1.0, itrng, log) / check_cache
11s
FPGA Suite (1.0, etrng, log) / build_test_binaries
3m 39s
FPGA Suite (1.0, etrng, log) / check_cache
12s
FPGA Suite (1.1, etrng, log) / build_test_binaries
3m 32s
FPGA Suite (1.1, etrng, log) / check_cache
19s
FPGA Suite (1.0, etrng, nolog) / build_test_binaries
3m 39s
FPGA Suite (1.1, etrng, nolog) / build_test_binaries
3m 31s
FPGA Suite (1.0, itrng, nolog) / build_test_binaries
3m 54s
FPGA Suite (1.0, itrng, nolog) / check_cache
14s
FPGA Suite (1.1, itrng, log) / build_test_binaries
4m 27s
FPGA Suite (1.1, etrng, nolog) / check_cache
13s
FPGA Suite (1.1, itrng, log) / check_cache
22s
FPGA Suite (1.1, itrng, nolog) / check_cache
26s
FPGA Suite (hw-latest, etrng, log) / build_test_binaries
4m 25s
FPGA Suite (1.1, itrng, nolog) / build_test_binaries
4m 11s
FPGA Suite (hw-latest, etrng, log) / check_cache
15s
FPGA Suite (hw-latest, itrng, log) / check_cache
12s
FPGA Suite (hw-latest, etrng, nolog) / check_cache
11s
FPGA Suite (hw-latest, etrng, nolog) / build_test_binaries
3m 44s
FPGA Suite (hw-latest, itrng, log) / build_test_binaries
5m 6s
FPGA Suite (hw-latest, itrng, nolog) / build_test_binaries
5m 11s
FPGA Suite (hw-latest, itrng, nolog) / check_cache
10s
sw-emulator Suite (etrng, nolog) / build_and_test
20m 25s
sw-emulator Suite (etrng, log) / build_and_test
21m 4s
sw-emulator Suite (itrng, nolog) / build_and_test
20m 44s
sw-emulator Suite (itrng, log) / build_and_test
21m 23s
sw-emulator Suite (etrng, log) / build_and_test
21m 25s
sw-emulator Suite (etrng, nolog) / build_and_test
21m 6s
sw-emulator Suite (itrng, log) / build_and_test
21m 8s
sw-emulator Suite (etrng, log) / build_and_test
20m 56s
sw-emulator Suite (etrng, nolog) / build_and_test
20m 32s
sw-emulator Suite (itrng, log) / build_and_test
21m 28s
sw-emulator Suite (itrng, nolog) / build_and_test
20m 37s
sw-emulator Suite (itrng, nolog) / build_and_test
20m 52s
FPGA Suite (1.0, itrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, log) / build_bitstream
0s
FPGA Suite (1.0, etrng, log) / build_bitstream
0s
FPGA Suite (1.0, etrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.1, etrng, nolog) / build_bitstream
0s
FPGA Suite (1.1, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.1, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.1, etrng, log) / build_bitstream
0s
FPGA Suite (1.1, etrng, log) / build_kernel_modules
0s
FPGA Suite (1.1, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.1, itrng, log) / build_bitstream
0s
FPGA Suite (1.1, itrng, log) / build_kernel_modules
0s
FPGA Suite (1.1, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.1, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.1, itrng, nolog) / build_bitstream
0s
FPGA Suite (1.1, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.1, etrng, log) / test_artifacts
17m 13s
FPGA Suite (1.1, etrng, nolog) / test_artifacts
14m 3s
FPGA Suite (1.0, etrng, log) / test_artifacts
7m 54s
FPGA Suite (1.0, itrng, log) / test_artifacts
1s
FPGA Suite (1.0, etrng, nolog) / test_artifacts
1s
FPGA Suite (1.0, itrng, nolog) / test_artifacts
1s
FPGA Suite (hw-latest, etrng, nolog) / test_artifacts
1s
FPGA Suite (1.1, itrng, nolog) / test_artifacts
1s
FPGA Suite (1.1, itrng, log) / test_artifacts
1s
FPGA Suite (hw-latest, etrng, log) / test_artifacts
1s
FPGA Suite (hw-latest, itrng, log) / test_artifacts
1s
FPGA Suite (hw-latest, itrng, nolog) / test_artifacts
1s
Create New Release 2_x
0s
Create New Release
1s
Publish https://caliptra-sw.github.io/
1s
6h 25m 48s