-
Notifications
You must be signed in to change notification settings - Fork 145
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Please simplify contributor experiense #1
Comments
This is my first use of github. The IP is developed using verilog and is mostly complete, but does need some work to make it a little more generic. More important is Xorg drivers for it. I believe I did make it public, but please let me know if I didn't. |
Whoa, now i see why i didn't understand your repository. Hardware. Too deep in low-level for me. My edge its "ports" and "tact's". So, maybe i could help you with drivers, but i cant be sure of it. |
I'll have the docs up later today if you want to take a look. Drivers are severely lacking if you do wish to help. it might be a little tough as you'd probably need an FPGA developer kit to actually run X and develop the driver. I think I'm still a little ways away from the ability to support that. |
This looks super interesting. Any recommendations on easy / cheap FPGA environment to run this on? I've written graphics drivers (Radeon HD) but have been looking for an open source card to write for. I always thought it would be a great project to use off the shelf parts to construct a modern "digital only" graphics card. Was looking at 2D via CPLD, but always got lost in the complexity :-) Too bad i'm on the software side more and don't have any verilog experience. |
I've got the hardware, and I've been doing FPGA stuff for a long time, and On Tue, Oct 21, 2014 at 12:56 PM, Alexander von Gluck IV <
|
Check #4. I wonder if the project could move to open source tools? (vs modelsim) |
There are no open source tools that can actually target real hardware at a On Tue, Oct 21, 2014 at 2:02 PM, Alexander von Gluck IV <
|
Really? iverilog has an FPGA target. |
No, it's a simulator.
|
Ah. So it would need to target vhdl? Even if the commercial tools are needed at this time to do the build.. Getting as much as possible working with open source would be handy |
The commercial tools are free. VHDL and verilog both serve the same purpose
|
ianhan: Thanks for clearing that up. I've done some additional research into FPGA's and get them a bit better :-) I was mostly reaching for what to call the compiled gate configurations. verilog is a logic description language generally used in the US, VHDL is the same used in europe. |
Its hard to understand how i could help you, and where i could start.
Since you developing in GPLv3 please make your work public: open issues and branches.
Right now i absolutely have no idea how to contribute, which language you use and more.
Thanks.
The text was updated successfully, but these errors were encountered: