Skip to content

Issues: ansys/example-data

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

6 Open 2 Closed
6 Open 2 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

mixing_elbow.vtk is an invalid VTK dataset bug Something isn't working
#278 opened Jul 29, 2024 by ahernsean
2 tasks done
Error when using "add_siwave_dc_analysis" in Dcir_in_3DLayout example (Linux RHEL) bug Something isn't working
#269 opened Jul 8, 2024 by kruglovIFX
2 tasks done
Example proposal: need a simple board for power electronics workflow exmaple. example
#255 opened Apr 17, 2024 by hui-zhou-a
1
@hui-zhou-a
ANSYS-HSD_V1 is invalid bug Something isn't working
#222 opened Jan 21, 2024 by Devin-Crawford
2 tasks done
@Devin-Crawford
1
PyMAPDL files reorganization enhancement New feature or request
#40 opened Jun 20, 2022 by germa89
@germa89
Add CI check for potential filename clashes due to case
#25 opened Mar 24, 2022 by akaszynski
@akaszynski
ProTip! Type g i on any issue or pull request to go back to the issue listing page.