projects/scripts/adi_board: Updated ad_cpu interconnect #1337
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
IstvanZsSzekely
requested review from
acostina,
AndreiGrozav,
PopPaul2021,
gastmaier and
sarpadi
as code owners
acostina
previously approved these changes
Jun 14, 2024
- Added option to cascade interconnects in if 16 or more modules are connected to the CPU - Added option to enable cascading, by default it is disabled Signed-off-by: Istvan-Zsolt Szekely <[email protected]>
IstvanZsSzekely
force-pushed
the
interconnect_cascade
branch
from
70b90a9 to
4d2d527
Compare
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
PR Description
On testbenches, if more than 16 interconnects are used, then the validation fail, since one of the Master interfaces is always AXI4Full (DDR). In order to fix this issue, cascading interconnects are automatically created when connecting IPs to the CPU.
Added option to cascade interconnects in testbenches if 16 or more modules are connected to the CPU.
Added an additional variable to choose between a cascaded or non-cascaded interconnect option for HDL. For Testbenches it's automatically set to be cascaded.
PR Type
PR Checklist